* three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while t
SL74HCT138 Datasheet (52.45 KB)
SL74HCT138
System Logic Semiconductor
52.45 KB
1- of-8 decoder/demultiplexer.
SL74HCT138 1- of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS The SL74HCT138 is identical in pinout to the LS/ALS138. The SL74HCT138 ma.
📁 Related Datasheet
SL74HCT132 Quad 2-Input NAND Gate (System Logic Semiconductor)
SL74HCT139 Dual 1-of-4 Decoder/Demultiplexer (System Logic Semiconductor)
SL74HCT10 Triple 3-Input NAND Gate (System Logic Semiconductor)
SL74HCT125 Quad 3-State Noninverting Buffers (System Logic Semiconductor)
SL74HCT126 Quad 3-State Noninverting Buffers (System Logic Semiconductor)
SL74HCT14 Hex Schmitt-Trigger Inverter (System Logic Semiconductor)
SL74HCT153 Dual 4-Input Data Selector/Multiplexer (System Logic Semiconductor)
SL74HCT157 Quad 2-Input Data Selectors/Multiplexer (System Logic Semiconductor)
SL74HCT163 Presettable Counters (System Logic Semiconductor)
SL74HCT00 Quad 2-Input NAND Gate (System Logic Semiconductor)
