900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






TEMIC Semiconductors

E5530 Datasheet Preview

E5530 Datasheet

128-Bit IDIC for Radio Frequency Identification

No Preview Available !

e5530
128-Bit IDIC® for Radio Frequency Identification
Description
The e5530 is part of a closed coupled identification
system. It receives power from an RF transmitter which
is coupled inductively to the IDIC®. The frequency is
typically 100 to 450 kHz. Receiving RF, the IDIC®
responds with a data stream by damping the incoming RF
Features
D Low power, low voltage CMOS
D Rectifier, voltage limiter, clock extraction
on-chip (no battery)
D Small size
D Factory laser programmable ROM
D Operating temperature range –40 to +125°C
D Radio Frequency (RF): 100 to 450 kHz
D Transmission options
Code length: 128, 96, 64, 32 bits
via an internal load. This damping-in-turn can be detected
by the interrogator. The identifying data are stored in a
128 bit PROM on the e5530, realized as an array of laser-
programmable fuses. The logic block diagram for the
e5530 is shown in figure 2. The data are output bit-
serially as a code of length 128, 96, 64 or 32 bits. The
chips are factory-programmed with a unique code.
Bitrate [bit/s]:
Modulation:
Application
RF/8,RF/16, RF/32, RF/40,
RF/50, RF/64, RF/80, RF/100,
RF/128, RF/256
FSK, PSK, BIPH, Manchester
BIPH-FSK
RF transmitter
and
interrogator
RF
Figure 1. Application
IDIC®
e5530
95 10318
Analog front end
Mod
Load
Coil
Modulator
FSK
PSK
BIPH
Manchester
Clock
extractor
Clk
Data
R7
R6
R5
R4
R3
R2
R1
R0
95 10155
128 bit PROM
Coil
Rectifier
VDD VSS
Bitrate
Figure 2. Block diagram
IDIC® stands for IDentification Integrated Circuit and is a trademark of TEMIC.
Rev. A3, 17-Sep-98
Column decoder
Counter
1 (5)




TEMIC Semiconductors

E5530 Datasheet Preview

E5530 Datasheet

128-Bit IDIC for Radio Frequency Identification

No Preview Available !

e5530
Ordering Information
Extended Type Number
e5530H-232-DOW
e5530H-232-DIT
e5530H-232-S8
e5530H-zzz-DOW *
e5530H-zzz-DIT *
e5530H-zzz-S8 *
Package
DOW
DIT
SO8
DOW
DIT
SO8
Checksum
no
checksum
Header
E6
IP Code
fixed and
unique code
SPQ
(Minimum
Volume)
10 kpcs
10 kpcs
1120
defined by customer
Minimum
Order Volume
10 kpcs
10 kpcs
1120
> 600 kpcs p.a.
> 600 kpcs p.a.
> 400 kpcs p.a.
* 1) Definition of customized part number basing on orders for first year volume (300 kpcs)
2) Definition of header, ID code, checksum etc. according to customers data base
3) 8.000 US$ initial cost for metal mask
4) Lead time 5 month
5) Low volume customized application can be covered by TK5550F–PP programming.
With identical features of TK5530H–zzz–pPP possible
Chip Dimensions
Functional Description
0.175 mm
Coil 1
e5530
Coil 2
Pad: 150 m x 150 m (Metal: 99% Al, 1% Si)
Padwindow: 138 m x 138 m
Read Operation
Once the IC detects the incoming RF, the IC repetively
reads out the code data as long as the RF signal is applied.
The transition from the last bit to bit 1 of the next
sequence occurs without interruption. Data is transmitted
by alternating damping of the incoming RF via a load.
Different kinds of modulation and bitrates are optionally
available.
1.62 mm
Rectifier
13368
Figure 3. Chip size
For internal power supply, an on-chip bridge rectifier is
used which consists of two diodes and two n-channel
transistors. A Zener diode, which protects the circuit
Pads
Name
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁCoil1
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁCoil2
Pad Window
Function
138 138 mm2 1st coil pad
138 138 mm2 2nd coil pad
against overvoltage on the coil inputs, and a smoothing
capacitor for the internal supply are also provided.
Damping Load
Incoming RF will be damped by the power consumption
Coil 2 1
8 Coil 1
of the IC itself and by an internal load, which is controlled
by the modulator. The loads are p-channel transistors
27
e5530
36
connected between VDD and the coil inputs. The layout
includes metal mask options for the load circuit:
single-side, double-side and alternate-side modulation.
Modulator
One of four methods of modulation can be selected by
45
fuses. The timing diagram is shown in figure 5.
FSK
Note:
Pins 2 to 7 have to be open. They are
not specified for applications
13367 Logical “1” and “0” are distinguished via different
frequencies of damping. The frequency for “1” is the RF
Figure 4. Pinning SO8
divided by 10, a “0” divides by 8.
2 (5) Rev. A3, 17-Sep-98


Part Number E5530
Description 128-Bit IDIC for Radio Frequency Identification
Maker TEMIC Semiconductors
Total Page 5 Pages
PDF Download

E5530 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 E5530 128-bit Read-only IDIC for RF Identification
ATMEL Corporation
2 E5530 128-Bit IDIC for Radio Frequency Identification
TEMIC Semiconductors





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy