Datasheet4U Logo Datasheet4U.com

74HC166D - 8-Bit Shift Register

Description

2.

The 74HC166D is a high speed CMOS 8-BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology.

Features

  • (1) High speed: fMAX = 57 MHz (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V 4. Packaging SOIC16 ©2016 Toshiba Corporation 1 Start of commercial production 2016-05 2016-08-04 Rev.3.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC166D ©2016 Toshiba Corporation 2 2016-08-04 Rev.3.0 8. Truth Table 74HC166D X: Don't care ah: The level of steady s.

📥 Download Datasheet

Datasheet preview – 74HC166D

Datasheet Details

Part number 74HC166D
Manufacturer Toshiba
File Size 298.21 KB
Description 8-Bit Shift Register
Datasheet download datasheet 74HC166D Datasheet
Additional preview pages of the 74HC166D datasheet.

📁 Similar Datasheet

  • 74HC166D - 8-bit parallel-in/serial out shift register (nexperia)
  • 74HC166 - 8-bit parallel-in/serial out shift register (nexperia)
  • 74HC166 - 8-bit parallel-in/serial-out shift register (Philips)
  • 74HC166 - High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register (Texas Instruments)
  • 74HC166-Q100 - 8-bit parallel-in/serial out shift register (nexperia)
  • 74HC160 - Presettable synchronous BCD decade counter (nexperia)
  • 74HC160D - Presettable synchronous BCD decade counter (nexperia)
  • 74HC161 - 4-BIT SYNCHRONOUS BINARY COUNTERS (Texas Instruments)
  • 74HC161 - Presettable synchronous 4-bit binary counter (Philips)
  • 74HC161 - Presettable synchronous 4-bit binary counter (nexperia)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC166D 74HC166D 1. Functional Description • 8-Bit Shift Register (P-IN, S-OUT) 2. General The 74HC166D is a high speed CMOS 8-BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock input and an overriding clear input. The parallel-in or serial-in modes are controlled by the SHIFT/LOAD input. When the SHIFT/LOAD input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting on each clock pulse.
Published: |