- Drive ASSR_DisablePad with an inner ring
VDDS pad, e.g. pad D5, for using DP panels
and disable ASSR
- System software read Revision ID field,
0x01 indicates eDP panels are used, DPCD
register bit 0x0010A of eDP panel should be
0x03 assumes DP panels are connected,
DPCD register bit 0x0010A of DP panel
should Not be set.
● I2C Slave Port
Support for normal (100 kHz) and fast (400 kHz)
External I2C master can access
TC358770AXBG / TC358777XBG internal
registers via this port.
Address auto increment is supported.
TC358770AXBG / TC358777XBG Slave Port
address is 0x68, (binary 1101_000x) where x = 1
for read and x = 0 for write. The slave address
can be changed to 0x0F (binary 0001_111x) by
tying pin SPI_SS/I2C_ADR_SEL to high.
● SPI Slave Interface
Slave select pin supported.
Clock Polarity and Phase as per SPI MODE0
(polarity = 0, phase = 0).
Transfer Frame size of 48 bits.
Maximum clock speed is up to 30 MHz.
● Audio Interface
Support either I2S or TDM (Time Division
TDM mode can support 2, 4, 6 and 8 channel of
Support 16, 18, 20 or 24-bit PCM audio data
Sample frequency, fs, supported: 32, 44.1, 48,
88.2, 96, 176.4 & 192 kHz.
512 * fs audio oversample clock is required to
generate accurate auido clock timestamps in
order for the DisplayPortTM panel to recover
audio clock correctly.
Ability to insert IEC60958 status bits and
preamble bits per channel.
Host programs TC358770AXBG /
TC358777XBG either by using DSI link 0 (DSI0),
I2C bus or SPI bus.
TC358770AXBG / TC358777XBG provides
"mailbox registers," 20-bit AuxAddr and 16-byte
AuxData, for Host to access DisplayPortTM
Panel's DisplayPortTM Configuration Data,
Host splits a video line data into two streams of
DSI video packets. Host has two options to split
the video line data:
- Left-Right Side: Left (first) side video packet
goes to DSI0 and Right side data to DSI1.
- Even-Odd Group: Even (first) groups of pixels
are transmitted in DSI0 while Odd ones are
carried by DSI1.
The number of pixels per group is
programmable; from 1 to 64.
The number of pixels per group and/or the
number of groups in each video packet can be
different between the two DSI links. This
feature in connection with TC358770AXBG's
capability to support configurable number of
- It is recommended that host pack the split video
line data into one video packet for each DSI link
before transmitting. However, TC358770AXBG /
TC358777XBG supports multiple DSI packets
per horizontal line time as long as DSI link
bandwidth is enough for the overhead.
TC358770AXBG / TC358777XBG is responsible
to generate video frame timing based on the
register values set by the Host. Host does not
have to care/generate video horizontal timings,
such as Horizontal Front/Back Porch and
Horizontal Pulse width. Host is responsible to
send the video data packets to TC358770AXBG
/ TC358777XBG in time line-by-line and
separated each line data by HSS.
- Host is expected to send exactly one line of
video data per horizontal sync period between
the two DSI links.
- Host is expected to start HSS0, HSS packet of
DSI0, and HSS1, HSS packet of DSI1, either at
"the same time" or with fixed delay/skew
between them (HSS0 earlier than that of HSS1).
"The same time" means within +/- 5 clock
- The time skew between the two DSI links'
Hsync Start, HSS, packet cannot drift more
than one video line time within one video frame
Host is recommended to use the same clock
source to generate both DSI link clocks in
order to prevent these two clocks from drifting
Otherwise, clock sources with 50 ppm
accuracy are required.
- It is recommended that each DSI link sends
HSS and video packets back-to-back. Host can
insert variable length of blanking packet
between HSS and video packets as long as the
bandwidth is allowed.
2 / 21