Datasheet4U Logo Datasheet4U.com

TC74ACT112F - Dual J-K Flip-Flop

This page provides the datasheet information for the TC74ACT112F, a member of the TC74ACT112P Dual J-K Flip-Flop family.

Features

  • High speed: fmax = 175 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74F112 Pin Assignment TC74ACT112P TC74ACT112F Weight DIP16-P-300-2.54A SOP16-P-300-1.27A.

📥 Download Datasheet

Datasheet preview – TC74ACT112F

Datasheet Details

Part number TC74ACT112F
Manufacturer Toshiba
File Size 283.14 KB
Description Dual J-K Flip-Flop
Datasheet download datasheet TC74ACT112F Datasheet
Additional preview pages of the TC74ACT112F datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74ACT112P/F TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT112P, TC74ACT112F Dual J-K Flip Flop with Preset and Clear The TC74ACT112 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. In accordance with the logic level given J and K input this device changes state on negative going transition of the clock pulse.
Published: |