Download TC74HC166AP Datasheet PDF
TC74HC166AP page 2
Page 2
TC74HC166AP page 3
Page 3

TC74HC166AP Key Features

  • High speed: fmax = 57 MHz (typ.) at VCC = 5 V
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C
  • High noise immunity: VNIH = VNIL = 28% VCC (min)
  • Output drive immunity: 10 LSTTL loads
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
  • Balanced propagation delays: tpLH ∼- tpHL
  • Wide operating voltage range: VCC (opr) = 2 to 6 V
  • Pin and function patible with 74LS166

TC74HC166AP Description

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock input and an overriding clear input. The parallel-in or serial-in modes are controlled by the SHIFT/ LOAD input.