Datasheet4U Logo Datasheet4U.com

TC74HC4002AF - Dual 4-Input NOR Gate

Download the TC74HC4002AF datasheet PDF. This datasheet also covers the TC74HC4002AP variant, as both devices belong to the same dual 4-input nor gate family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 10 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 1 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 4002B. Pin Assignment TC74HC4002AP TC74HC40.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC4002AP-Toshiba.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC4020AF 14-Stage Binary Counter Toshiba Semiconductor
TC74HC4020AP 14-Stage Binary Counter Toshiba Semiconductor
TC74HC4040AF 12-Stage Binary Counter Toshiba Semiconductor
TC74HC4040AFN CMOS Digital Integrated Circuit Silicon Monolithic Toshiba Semiconductor
TC74HC4040AP 12-Stage Binary Counter Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC4002AP Dual 4-Input NOR Gate
TC74HC40102AF Dual BCD Programmable Down Counter
TC74HC40102AP Dual BCD Programmable Down Counter
TC74HC40103AF 8-Bit Binary Programmable Down Counter
TC74HC40103AP 8-Bit Binary Programmable Down Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC4002AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4002AP, TC74HC4002AF Dual 4-Input NOR Gate The TC74HC4002A is a high speed CMOS 4-INPUT NOR GATE fabricated with silicon gate C2MOS technology. It actives the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including a buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 10 ns (typ.
Published: |