Datasheet4U Logo Datasheet4U.com

TC74HC4072AF - Dual 4-Input OR Gate

Download the TC74HC4072AF datasheet PDF. This datasheet also covers the TC74HC4072AP variant, as both devices belong to the same dual 4-input or gate family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: tpd = 9 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 1 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 4072B Pin Assignment TC74HC4072AP TC74HC4072A.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC4072AP-Toshiba.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC4020AF 14-Stage Binary Counter Toshiba Semiconductor
TC74HC4020AP 14-Stage Binary Counter Toshiba Semiconductor
TC74HC4040AF 12-Stage Binary Counter Toshiba Semiconductor
TC74HC4040AFN CMOS Digital Integrated Circuit Silicon Monolithic Toshiba Semiconductor
TC74HC4040AP 12-Stage Binary Counter Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC4072AP Dual 4-Input OR Gate
TC74HC4075AF Triple 3-Input OR Gate
TC74HC4075AP Triple 3-Input OR Gate
TC74HC4078AF 8-Input OR/NOR Gate
TC74HC4078AP 8-Input OR/NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC4072AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4072AP, TC74HC4072AF Dual 4-Input OR Gate The TC74HC4072A is a high speed CMOS 4-INPUT OR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 4 stages including buffered outputs, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 9 ns (typ.