TC74HC4094AP - 8-Bit Shift and Store Register

Toshiba

Key Features

High speed: fmax = 73 MHz (typ. ) at VCC = 5 V.
Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
High noise immunity: VNIH = VNIL = 28% VCC (min).
Output drive capability: 10 LSTTL loads.
Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
Balanced propagation delays: tpLH ∼.
tpHL.
Wide operating voltage range: VCC (opr) = 2 to 6 V.
Pin and function compatible with 4094B Pin Assignment TC74HC4094AP TC74HC40.

TC74HC4094AP 8-bit shift and store register by Toshiba - Datasheet Preview

Datasheet Details

Part number	TC74HC4094AP
Manufacturer	Toshiba
File Size	322.17 KB
Description	8-Bit Shift and Store Register
Datasheet	TC74HC4094AP Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
TC74HC4020AF	14-Stage Binary Counter	Toshiba Semiconductor
TC74HC4020AP	14-Stage Binary Counter	Toshiba Semiconductor
TC74HC4040AF	12-Stage Binary Counter	Toshiba Semiconductor
TC74HC4040AFN	CMOS Digital Integrated Circuit Silicon Monolithic	Toshiba Semiconductor
TC74HC4040AP	12-Stage Binary Counter	Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number	Description
TC74HC4094AF	8-Bit Shift and Store Register
TC74HC4002AF	Dual 4-Input NOR Gate
TC74HC4002AP	Dual 4-Input NOR Gate
TC74HC40102AF	Dual BCD Programmable Down Counter
TC74HC40102AP	Dual BCD Programmable Down Counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

TC74HC4094AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC4094AP, TC74HC4094AF 8-Bit Shift and Store Register (3-state) The TC74HC4094A is a high speed CMOS 8-BIT SHIFT AND STROBE REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of an 8-bit shift register and an 8-bit latch with 3-state output buffers. Data is shifted serially though the shift register on the positive going transition of the CK input. The output of the last stage (Qs) can be used to cascade several devices. Data on the Qs output is transferred to a second output (Q’s) on the following negative transition of the CK input.