Datasheet4U Logo Datasheet4U.com

TC74VCX162834FT - Low-Voltage 18-Bit Universal Bus Driver

Key Features

  • 26-Ω series resistors on outputs.
  • Low-voltage operation: VCC = 1.8 to 3.6 V.
  • High-speed operation: tpd = 3.9 ns (max) (VCC = 3.0 to 3.6 V) : tpd = 5.0 ns (max) (VCC = 2.3 to 2.7 V) : tpd = 9.8 ns (max) (VCC = 1.8 V).
  • Output current: IOH/IOL = ±12 mA (min) (VCC = 3.0 V) : IOH/IOL = ±8 mA (min) (VCC = 2.3 V) : IOH/IOL = ±4 mA (min) (VCC = 1.8 V).
  • Latch-up performance:.
  • 300 mA.
  • ESD performance: Machine model ≥ ±200 V Human body model ≥.

📥 Download Datasheet

Datasheet Details

Part number TC74VCX162834FT
Manufacturer Toshiba
File Size 257.15 KB
Description Low-Voltage 18-Bit Universal Bus Driver
Datasheet download datasheet TC74VCX162834FT Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74VCX2125FK Low-Voltage Quad Bus Buffer Toshiba Semiconductor
TC74VCX2573FK Low-Voltage Octal D-Type Latch Toshiba Semiconductor
TC74VCX2573FT Low-Voltage Octal D-Type Latch Toshiba Semiconductor
TC74VHC03F Quad 2-Input NAND Gate Toshiba Semiconductor
TC74VHC03FK Quad 2-Input NAND Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74VCX162835FT Low-Voltage 18-Bit Universal Bus Driver
TC74VCX162821FT Low-Voltage 20-Bit D-Type Flip-Flop
TC74VCX162823FT Low-Voltage 18-Bit D-Type Flip-Flop
TC74VCX162827FT Low-Voltage 20-Bit Bus Buffer
TC74VCX162841FT LOW VOLTAGE 20-BIT D-TYPE LATCH WITH 3.6V TOLERANT INPUTS AND OUTPUTS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VCX162834FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VCX162834FT Low-Voltage 18-Bit Universal Bus Driver with 3.6-V Tolerant Inputs and Outputs The TC74VCX162834FT is a high-performance CMOS 18-bit universal bus driver. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V. Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable (LE) input is low. When LE is high, the A data is latched if the clock (CK) input is held at a high or low logic level. If LE is high, the A data is Weight: 0.25 g (typ.