Download TH58BYG3S0HBAI4 Datasheet PDF
TH58BYG3S0HBAI4 page 2
Page 2
TH58BYG3S0HBAI4 page 3
Page 3

TH58BYG3S0HBAI4 Description

The device has a 4224-byte static register which allows program and read data to be transferred between the register and the memory cell array in 4224-bytes increments. The Erase operation is implemented in a single block unit (256 Kbytes + 8 Kbytes: The TH58BYG3S0HBAI4 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for mand inputs.

TH58BYG3S0HBAI4 Key Features

  • Organization
  • Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Read, Multi Page Program, Mul
  • Mode control Serial input/output mand control
  • Number of valid blocks Min 4016 blocks Max 4096 blocks
  • Power supply VCC = 1.7V to 1.95V
  • Access time Cell array to register 55 µs typ. (Single Page Read) / 90µs typ. (Multi Page Read) Serial Read Cycle 25 ns m
  • Program/Erase time Auto Page Program Auto Block Erase
  • Operating current Read (25 ns cycle) Program (avg.) Erase (avg.) Standby
  • Package P-TFBGA63-0911-0.80CZ (Weight: 0.165 g typ.)
  • 8bit ECC for each 528Byte is implemented on the chip