Datasheet4U Logo Datasheet4U.com

74HC02AP - Quad 2-Input NOR Gate

Features

  • High speed: tpd = 6 ns (typ. ) at VCC = 5 V Low power dissipation: ICC = 1 μA (max) at Ta = 25°C High noise immunity: VNIH = VNIL = 28% VCC (min) Output drive capability: 10 LSTTL loads Symmetrical output impedance: |IOH| = IOL = 4 mA (min) ∼ tpHL Balanced propagation delays: tpLH.
  • Wide operating voltage range: VCC (opr) = 2~6 V Pin and function compatible with 74LS02 TC74HC02AF TC74HC02AFN Pin Assignment.

📥 Download Datasheet

Datasheet preview – 74HC02AP

📁 Similar Datasheet

  • 74HC02 - Quad 2-input NOR gate (NXP Semiconductors)
  • 74HC02 - Quadruple 2-Input Positive-NOR Gates (Texas Instruments)
  • 74HC02 - Quad 2-input NOR gate (nexperia)
  • 74HC02-Q100 - Quad 2-input NOR gate (nexperia)
  • 74HC02D - Quad 2-Input NOR Gate (Toshiba)
  • 74HC00 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74HC00 - Quad 2-input NAND gate (NXP)
  • 74HC00 - Quad 2-input NAND gate (nexperia)
  • 74HC00-Q100 - Quad 2-input NAND gate (nexperia)
  • 74HC00BQ - Quad 2-input NAND gate (nexperia)
Other Datasheets by Toshiba Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet.co.kr TC74HC02AP/AF/AFN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC02AP,TC74HC02AF,TC74HC02AFN Quad 2-Input NOR Gate The TC74HC02A is a high speed CMOS 2-INPUT NOR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including a buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Note: xxxFN (JEDEC SOP) is not available in Japan. TC74HC02AP Features • • • • • • • • High speed: tpd = 6 ns (typ.
Published: |