Datasheet4U Logo Datasheet4U.com

TC74ACT138FN - 3 - TO - 8 LINE DECODER

Download the TC74ACT138FN datasheet PDF. This datasheet also covers the TC74ACT138F variant, as both devices belong to the same 3 - to - 8 line decoder family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: tpd = 6.0 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 8 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74F138 Note: xxxFN (JEDEC SOP) is not available in Japan. TC74ACT138P TC74ACT138F TC74ACT1.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74ACT138F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74ACT112F Dual J-K Flip-Flop Toshiba
TC74ACT112P Dual J-K Flip-Flop Toshiba
TC74ACT174F Hex D-Type Flip-Flop Toshiba
TC74ACT174P Hex D-Type Flip-Flop Toshiba
TC74ACT04F Hex Inverter Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74ACT138F 3-to-8 Line Decoder
TC74ACT138FS 3 - TO - 8 LINE DECODER
TC74ACT138FT 3-to-8 Line Decoder
TC74ACT138P 3-to-8 Line Decoder
TC74ACT139F Dual 2-to-4 Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74ACT138P/F/FN/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT138P,TC74ACT138F,TC74ACT138FN,TC74ACT138FT 3-to-8 Line Decoder The TC74ACT138 is an advanced high speed CMOS 3-to-8 LINE DECODER fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs ( Y0 - Y7 ) will go low.