Datasheet4U Logo Datasheet4U.com

TC74HCT86AP - Quad Exclusive OR Gate

Features

  • High speed: tpd = 15 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 1 μA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIH = 2.0 V (min) VIL = 0.8 V (max).
  • Wide interfacing ability: LSTTL, NMOS, CMOS.
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Pin and function compatible with 74LS86 Pin Assignment TC74HCT86AP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HCT4053AF Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HCT4053AFT Triple 2-Channel Analog Multiplexer/Demultiplexer Toshiba
TC74HC107AF Dual J-K Flip-Flop Toshiba
TC74HC107AFN DUAL J-K FLIP-FLOP Toshiba
TC74HC107AP Dual J-K Flip-Flop Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74HCT86AF Quad Exclusive OR Gate
TC74HCT00AF Quad 2-Input NAND Gate
TC74HCT00AFN QUAD 2-INPUT NAND GATE
TC74HCT00AP Quad 2-Input NAND Gate
TC74HCT02AF Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HCT86AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HCT86AP, TC74HCT86AF Quad Exclusive OR Gate The TC74HCT86A is a high speed CMOS EXCLUSIVE OR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. Input and output buffers are provided which offer high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 15 ns (typ.
Published: |