Datasheet4U Logo Datasheet4U.com

TC74LCX273F - Low-Voltage Octal D-Type Flip-Flop

Features

  • Low-voltage operation: VCC = 1.65 to 3.6 V.
  • High-speed operation: tpd = 8.5 ns (max) (VCC = 3.0 to 3.6 V).
  • Output current: |IOH|/IOL = 24 mA (min) (VCC = 3.0 V).
  • Latch-up performance: ＞±500 mA.
  • Available in JEITA SOP, VSSOP (US).
  • Power-down protection is provided on all inputs and outputs.
  • Pin and function compatible with the 74 series (74AC/VHC/HC/F/ALS/LS etc. ) 273 type TC74LCX273F TC74LCX273FK Weight SOP20-P-300-1.27A VSSOP20-.

📥 Download Datasheet

Datasheet Details

Part number TC74LCX273F
Manufacturer Toshiba
File Size 642.14 KB
Description Low-Voltage Octal D-Type Flip-Flop
Datasheet download datasheet TC74LCX273F Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LCX273FK Low-Voltage Octal D-Type Flip-Flop
TC74LCX240F Low-Voltage Octal Bus Buffer
TC74LCX240FK Low-Voltage Octal Bus Buffer
TC74LCX244F Low-Voltage Octal Bus Buffer
TC74LCX244FK Low-Voltage Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LCX273F/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LCX273F, TC74LCX273FK Low-Voltage Octal D-Type Flip-Flop with Clear with 5-V Tolerant Inputs and Outputs The TC74LCX273 is a high-performance CMOS octal D-type flip-flop. Designed for use in 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low-power dissipation. The device is designed for low-voltage (3.3 V) VCC applications, but it could be used to interface to 5-V supply environment for both inputs and outputs. This 8 bit D-type flip-flop is controlled by a clock input (CK) and a clear input ( CLR ). When the CLR input is low, the eight outputs are at a low logic level. All inputs are equipped with protection circuits against static discharge.
Published: |