Datasheet4U Logo Datasheet4U.com

TC74LVX273FT - Octal D-Type Flip-Flop

Download the TC74LVX273FT datasheet PDF. This datasheet also covers the TC74LVX273F variant, as both devices belong to the same octal d-type flip-flop family and are provided as variant models within a single manufacturer datasheet.

Features

  • High-speed: fmax = 150 MHz (typ. ) (VCC = 3 V).
  • Low power dissipation: ICC = 4 μA (max) (Ta = 25°C).
  • Input voltage level: VIL = 0.8 V (max) (VCC = 3 V) VIH = 2.0 V (min) (VCC = 3 V).
  • Power-down protection provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low niose: VOLP = 0.8 V (max).
  • Pin and function compatible with 74HC273 TC74LVX273F TC74LVX273FT Weight SOP20-P-300-1.27A TSSOP20-P-0044-0.65A : 0.22 g (t.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74LVX273F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX273F Octal D-Type Flip-Flop
TC74LVX240F Octal Bus Buffer
TC74LVX240FT Octal Bus Buffer
TC74LVX244F Octal Bus Buffer
TC74LVX244FT Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVX273F/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX273F, TC74LVX273FT Octal D-Type Flip-Flop with Clear The TC74LVX273F/ FT is a high-speed CMOS octal D-flip flop fabricated with silicon gate CMOS technology. Designed for use in 3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This device is suitable for low-voltage and battery operated systems. Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse. When the CLR input is held low, the Q outputs are in the low logic level independent of the other inputs. An input protection circuit ensures that 0 to 5.5V can be applied to the input pins without regard to the supply voltage.
Published: |