Datasheet4U Logo Datasheet4U.com

TC74LVX373FT - Octal D-Type Latch

Download the TC74LVX373FT datasheet PDF. This datasheet also covers the TC74LVX373F variant, as both devices belong to the same octal d-type latch family and are provided as variant models within a single manufacturer datasheet.

Features

  • High-speed: tpd = 5.8 ns (typ. ) (VCC = 3.3 V).
  • Low power dissipation: ICC = 4 μA (max) (Ta = 25°C).
  • Input voltage level: VIL = 0.8 V (max) (VCC = 3 V) VIH = 2.0 V (min) (VCC = 3 V).
  • Power-down protection provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low noise: VOLP = 0.8 V (max).
  • Pin and function compatible with 74HC373 TC74LVX373F TC74LVX373FT Weight SOP20-P-300-1.27A TSSOP20-P-0044-0.65A : 0.22 g (t.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74LVX373F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX373F Octal D-Type Latch
TC74LVX374F Octal D-Type Flip-Flop
TC74LVX374FT Octal D-Type Flip-Flop
TC74LVX32F Quad 2-Input OR Gate
TC74LVX32FT Quad 2-Input OR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVX373F/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX373F, TC74LVX373FT Octal D-Type Latch with 3-State Output The TC74LVX373F/ FT is a high-speed CMOS octal latch with 3-state output fabricated with silicon gate CMOS technology. Designed for use in 3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. This device is suitable for low-voltage and battery operated systems. This 8 bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( OE ). When the OE input is high, the eight outputs are in a high-impedance state. An input protection circuit ensures that 0 to 5.5V can be applied to the input pins without regard to the supply voltage.
Published: |