Datasheet4U Logo Datasheet4U.com

TC74LVX4245FS - Dual Supply Octal Bus Transceiver

Features

  • Bi-directional interface between 5 V and 3 V buses.
  • High-speed: tpd = 6.0 ns (typ. ) (VCCA = 5.0 V, VCCB = 3.3 V).
  • Low power dissipation: ICC = 8 μA (max) (Ta = 25°C).
  • Symmetrical output impedance: IOUTA = ±24 mA (min) IOUTB = ±12 mA (min) (VCCA = 4.5 V, VCCB = 3.0 V).
  • Low noise: VOLP = 1.5 V (max).
  • Package: SSOP (shrink small outline package) Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result. All f.

📥 Download Datasheet

Datasheet Details

Part number TC74LVX4245FS
Manufacturer Toshiba
File Size 210.16 KB
Description Dual Supply Octal Bus Transceiver
Datasheet download datasheet TC74LVX4245FS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74LCX125FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126F Low-Voltage Quad Bus Buffer Toshiba
TC74LCX126FK Low-Voltage Quad Bus Buffer Toshiba
TC74LCX16245FT Low-Voltage 16-Bit Bus Transceiver Toshiba
TC74LCX16373FT Low-Voltage 16-Bit D-Type Latch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74LVX4051F 8-Channel Analog Multiplexer/Demultiplexer
TC74LVX4051FK 8-Channel Analog Multiplexer/Demultiplexer
TC74LVX4051FT 8-Channel Analog Multiplexer/Demultiplexer
TC74LVX4052F Dual 4-Channel Analog Multiplexer/Demultiplexer
TC74LVX4052FK Dual 4-Channel Analog Multiplexer/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74LVX4245FS TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74LVX4245FS Dual Supply Octal Bus Transceiver The TC74LVX4245FS is a dual supply, advanced high-speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. Designed for use as an interface between a 5V bus and a 3.3V bus in mixed 5V/3.3V supply systems’ it achieves high-speed operation while maintaining the CMOS low power dissipation. It is intended for 2 way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input. The enable input ( G ) can be used to disable the device so that the buses are effectively isolated. The A-port interfaces with the 5V bus, the B-port with the 3.3V bus. Weight: 0.14 g (typ.
Published: |