Datasheet4U Logo Datasheet4U.com

24C02 - 1K/2K ELECTRICALLY ERASABLE PROGRAMMABLE ROM

This page provides the datasheet information for the 24C02, a member of the 24C01 1K/2K ELECTRICALLY ERASABLE PROGRAMMABLE ROM family.

Description

The Turbo IC 24C01/24C02 is a serial 1K/2K EEPROM fabricated with Turbo’s proprietary, high reliability, high performance CMOS technology.

It’s 1K/2K of memory is organized as 128/256 x 8 bits.

The memory is configured as 16/ 32 pages with each page containing 8 bytes.

Features

  • :.
  • Power Supply Voltage Single Vcc for Read and Programming (Vcc = 2.7 V to 5.5 V).
  • Low Power (Isb = 2µa @ 5.5 V).
  • I²C Bus, 2-Wire Serial Interface.
  • Support Byte Write and Page Write (8 Bytes).
  • Automatic Page write Operation (maximum 10 ms) Internal Control Timer Internal Data Latches for 8 Bytes.
  • High Reliability CMOS Technology with EEPROM Cell Endurance : 1,000,000 Cycles Data Retention : 100 Years.

📥 Download Datasheet

Datasheet preview – 24C02

Datasheet Details

Part number 24C02
Manufacturer Turbo IC
File Size 46.73 KB
Description 1K/2K ELECTRICALLY ERASABLE PROGRAMMABLE ROM
Datasheet download datasheet 24C02 Datasheet
Additional preview pages of the 24C02 datasheet.
Other Datasheets by Turbo IC

Full PDF Text Transcription

Click to expand full text
Turbo IC, Inc. 24C01/24C02 PRODUCT INTRODUCTION CMOS I²C 2-WIRE BUS 1K/2K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 128/256 X 8 BIT EEPROM FEATURES : • Power Supply Voltage Single Vcc for Read and Programming (Vcc = 2.7 V to 5.5 V) • Low Power (Isb = 2µa @ 5.5 V) • I²C Bus, 2-Wire Serial Interface • Support Byte Write and Page Write (8 Bytes) • Automatic Page write Operation (maximum 10 ms) Internal Control Timer Internal Data Latches for 8 Bytes • High Reliability CMOS Technology with EEPROM Cell Endurance : 1,000,000 Cycles Data Retention : 100 Years DESCRIPTION: The Turbo IC 24C01/24C02 is a serial 1K/2K EEPROM fabricated with Turbo’s proprietary, high reliability, high performance CMOS technology. It’s 1K/2K of memory is organized as 128/256 x 8 bits.
Published: |