Datasheet4U Logo Datasheet4U.com

TL072 - LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIER

Description

The UTC TL072 is a high speed J-FET input quad operational amplifier.

It incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit.

Features

  • S.
  • Low power consumption.
  • Wide common-mode (up to VCC+ ) and differential voltage range.
  • Low input bias and offset current.
  • Low noise en = 15nV / Hz (typ. ).
  • Output short-circuit protection.
  • High input impedance J-FET input stage.
  • Low harmonic distortion:0.01% (typ. ).
  • Internal frequency compensation.
  • Latch up free operation.
  • High slewrate:10V/s (typ. ).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TL072 OPERATIONAL AMPLIFIERS Motorola
TL072 Low-Noise JFET-Input Operational Amplifiers Texas Instruments
TL072 Low noise JFET dual operational amplifiers STMicroelectronics
TL072 LOW NOISE JFET INPUT OPERATIONAL AMPLIFIERS Diodes
TL072-EP LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIER Texas Instruments

Other Datasheets by Unisonic Technologies

Part Number Description
TL071 LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIER
TL074 LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIER
TL062 LOW POWER DUAL J-FET OPERATIONAL AMPLIFIER
TL082 GENERAL PURPOSE DUAL J-FET OPERATION AMPLIFIER
TL084 LOW NOISE QUAD J-FET OPERATIONAL AMPLIFIER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD TL072 LOW NOISE DUAL J-FET OPERATIONAL AMPLIFIER LINEAR INTEGRATED CIRCUIT  DESCRIPTION The UTC TL072 is a high speed J-FET input quad operational amplifier. It incorporates well matched, high voltage J-FET and bipolar transistors in a monolithic integrated circuit. The device features high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.  FEATURES * Low power consumption * Wide common-mode (up to VCC+ ) and differential voltage range * Low input bias and offset current * Low noise en = 15nV / Hz (typ.) * Output short-circuit protection * High input impedance J-FET input stage * Low harmonic distortion:0.01% (typ.) * Internal frequency compensation * Latch up free operation * High slewrate:10V/s (typ.
Published: |