UM83C002 controller equivalent, ram buffer controller.
* 3 DMA channels
* Host processor port
* Refresh circuit for dynamic RAM built-in
* RAM access priority network
* Address multiplexing for dynamic RAM.
The RAM B U F F E R C O N T R O LLE R contains three high-speed DMA channels: a host computer address port, dynamic RAM refresh circuitry, and RAM access priority logic. One of the DMA address counters points inside the buffer RAM for transferring da.
Image gallery
TAGS
Download (Size : 663.36KB)