Datasheet4U Logo Datasheet4U.com

UCD4015B - CMOS Dual 4-Stage Static Shift Register

Datasheet Summary

Description

UCD4015B consists of two identical,independent,4-stage serial-input/parallel-output registers.

Each register has independent CLOCK and RESET input as well as a single serial DATA input.

”Q” outputs are available from each of the four stages on both registers.

Features

  • 12MHz (typ. ) clock rate at 10V.
  • Maximum input current of 1μA at 18V.
  • Fully static operation.
  • 8 master-slave flip-flops plus input and output buffering.

📥 Download Datasheet

Datasheet preview – UCD4015B

Datasheet Details

Part number UCD4015B
Manufacturer Unisonic Technologies
File Size 262.94 KB
Description CMOS Dual 4-Stage Static Shift Register
Datasheet download datasheet UCD4015B Datasheet
Additional preview pages of the UCD4015B datasheet.

📁 Similar Datasheet

  • UCD4028B - BCD-TO-DECIMAL DECODER / BINARY-TO-OCTAL DECODER (UTC)
  • UCD4043B - CMOS QUAD 3-STATE NOR R/S LATCHES (UTC)
  • UCD4049UB - CMOS HEX INVERTERS (UTC)
  • UCD4S70B - EXCLUSIVE-OR GATE (UTC)
  • UCD - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
  • UCD0J101MCL1GS - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
  • UCD0J101MCL6GS - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
  • UCD0J102MNL1GS - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
  • UCD0J151MCL1GS - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
  • UCD0J152MNL1GS - ALUMINUM ELECTROLYTIC CAPACITORS (Nichicon)
Other Datasheets by Unisonic Technologies
  • UCD4015 - CMOS Dual 4-Stage Static Shift Register
  • UCD40106B - HEX SCHMITT TRIGGERS
  • UCD4011B - QUAD 2-INPUT NAND BUFFERED B-SERIES GATE
  • UCD4014B - CMOS 8-STAGE STATIC SHIFT REGISTERS
  • UCD4001B - QUAD 2-INPUT NOR BUFFERED B-SERIES GATE
  • UCD4002B - CMOS NOR Gates
  • UCD4021B - CMOS 8-STAGE STATIC SHIFT REGISTERS
  • UCD4023B - TRIPLE 3-INPUT NAND GATE

Full PDF Text Transcription

Click to expand full text
UNISONIC TECHNOLOGIES CO., LTD UCD4015B Preliminary CMOS DUAL 4-STAGE STATIC SHIFT REGISTER  DESCRIPTION UCD4015B consists of two identical,independent,4-stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET input as well as a single serial DATA input. ”Q” outputs are available from each of the four stages on both registers. All registers stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one UCD4015 package or to more than 8 stages using additional UCD4015’s is possible.
Published: |