Datasheet4U Logo Datasheet4U.com

EDI2CG272128V - Sync/Sync Burst SRAM SO-DIMM

Description

The EDI2CG272128VxxD1 is a Synchronous/Synchronous Burst SRAM, 72 position DIMM (144 contacts) Module, small outline.

The Module contains four (4) Synchronous Burst Ram Devices, packaged in the industry standard JEDEC 14mmx20mm TQFP placed on a Multilayer FR4 Substrate.

Features

  • 2x128Kx72 Synchronous, Synchronous Burst Flow-Through Architecture Linear and Sequential Burst Support via MODE pin Access Speed(s): TKHQV = 8.5, 9, 12, 15ns Clock Controlled Registered Bank Enables (E1#, E2#) Clock Controlled Registered Address Clock Controlled Registered Global Write (GW#) Aysnchronous Output Enable (G#) Internally Self-timed Write Individual Bank Sleep Mode enables (ZZ1, ZZ2) Gold Lead Finish 3.3V ± 10% Operation Common Data I/O High Capacitance (30pf) drive, at rated Access.

📥 Download Datasheet

Datasheet Details

Part number EDI2CG272128V
Manufacturer White Electronic
File Size 190.78 KB
Description Sync/Sync Burst SRAM SO-DIMM
Datasheet download datasheet EDI2CG272128V Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EDI7F2328XDNSN 8M x 32 / 2 x 8Mx 32 INTEL J3 BASED White Electronic Designs
EDI7F2331MC 1Mx32 FLASH MODULE White Electronic Designs Corporation
EDI7F2331MV 1Mx32 FLASH MODULE White Electronic Designs
EDI7F2332MV 2Mx32 FLASH MODULE White Electronic Designs
EDI7F233512V 512Kx32 FLASH White Electronic Designs

Other Datasheets by White Electronic

Part Number Description
EDI2CG472128V 4 Megabyte Sync/Sync Burst
EDI2CG472256V 8 Megabyte Sync/Sync Burst
EDI2AG272128V-D1 2 Megabyte Sync/Sync Burst
EDI2AG272129V 2 Megabyte Sync/Sync Burst
EDI2DL32256V 256Kx32 Synchronous Pipline Burst SRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com White Electronic Designs EDI2CG272128V ADVANCED* 2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM FEATURES 2x128Kx72 Synchronous, Synchronous Burst Flow-Through Architecture Linear and Sequential Burst Support via MODE pin Access Speed(s): TKHQV = 8.5, 9, 12, 15ns Clock Controlled Registered Bank Enables (E1#, E2#) Clock Controlled Registered Address Clock Controlled Registered Global Write (GW#) Aysnchronous Output Enable (G#) Internally Self-timed Write Individual Bank Sleep Mode enables (ZZ1, ZZ2) Gold Lead Finish 3.
Published: |