W3EG72128S-JD3 unbuffered equivalent, 1gb - 2x64mx72 ddr sdram unbuffered.
Double-data rate architecture DDR200, DDR266, DDR333 and DDR400
* JEDEC design specifications BI-directional data strobes (DQS) Differential clock inputs (CK & CK#) Pr.
* This product is under development, is not qualified or characterized and is subject to change or cancellation without .
Image gallery
Download