Datasheet4U Logo Datasheet4U.com

W5100 - single-chip Internet-enabled 10/100 Ethernet controller

Description

Ver.

1.0.0 Dec.

Ver.

Features

  • - Support Hardwired TCP/IP Protocols : TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE, Ethernet - 10BaseT/100BaseTX Ethernet PHY embedded - Support Auto Negotiation (Full-duplex and half duplex) - Support Auto MDI/MDIX - Support ADSL connection (with support PPPoE Protocol with PAP/CHAP Authentication mode) - Supports 4 independent sockets simultaneously - Not support IP Fragmentation - Internal 16Kbytes Memory for Tx/Rx Buffers - 0.18 µm CMOS technology - 3.3V operation with 5V I/O signal tolerance - Sm.

📥 Download Datasheet

Datasheet preview – W5100

Datasheet Details

Part number W5100
Manufacturer Wiznet
File Size 1.36 MB
Description single-chip Internet-enabled 10/100 Ethernet controller
Datasheet download datasheet W5100 Datasheet
Additional preview pages of the W5100 datasheet.

📁 Similar Datasheet

Other Datasheets by Wiznet
  • W5100S - single-chip Internet-enabled 10/100 Ethernet controller

Full PDF Text Transcription

Click to expand full text
W5100 Datasheet Version 1.2.8 © 2011 WIZnet Co., Inc. All Rights Reserved. For more information, visit our website at http://www.wiznet.co.kr © Copyright 2009-2011 WIZnet Co., Inc. All rights reserved. W5100 Datasheet Document History Information Version Date Descriptions Ver. 1.0.0 Dec. 21, 2006 Released with W5100 Launching Ver. 1.0.1 Jan. 10, 2006 LB bit in Mode register is not used . W5100 is used only in Big-endian ordering. Ver. 1.1.1 Jun. 19, 2007 Modified the OPMODE2-0 signals descriptions (P. 9) Modified the TEST_MODE3-0 signals description (P.10) Modified the Clock signals description (P.11) Modified the LINKLED signal description (P.11) Modified the explanation of RECV_INT in Sn_IR register (P. 26) Replaced the reset value of Sn_DHAR register (0x00 to 0xFF, P.
Published: |