900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Xicor

X9250 Datasheet Preview

X9250 Datasheet

Quad Digitally Controlled Potentiometers (XDCP)

No Preview Available !

APPLICATION NOTE
AVAILABLE
AN99 • AN115 • AN120 • AN124 • AN133 • AN134 • AN135
Low Noise/Low Power/SPI Bus/256 Taps
X9250
Quad Digitally Controlled Potentiometers (XDCP)
FEATURES
• Four potentiometers in one package
• 256 resistor taps/pot–0.4% resolution
• SPI serial interface
• Wiper resistance, 40typical @ VCC = 5V
• Four nonvolatile data registers for each pot
• Nonvolatile storage of wiper position
• Standby current < 5µA max (total package)
• Power supplies
—VCC = 2.7V to 5.5V
—V+ = 2.7V to 5.5V
—V– = -2.7V to -5.5V
• 100K, 50Ktotal pot resistance
• High reliability
—Endurance – 100,000 data changes per bit per
register
—Register data retention – 100 years
• 24-lead SOIC, 24-lead TSSOP, 24-lead CSP (Chip
Scale Package)
• Dual supply version of X9251
DESCRIPTION
The X9250 integrates 4 digitally controlled
potentiometers (XDCP) on a monolithic CMOS
integrated circuit.
The digitally controlled potentiometer is implemented
using 255 resistive elements in a series array.
Between each element are tap points connected to
the wiper terminal through switches. The position of
the wiper on the array is controlled by the user through
the SPI bus interface. Each potentiometer has
associated with it a volatile Wiper Counter Register
(WCR) and 4 nonvolatile Data Registers (DR0:DR3)
that can be directly written to and read by the user.
The contents of the WCR controls the position of the
wiper on the resistor array though the switches. Power
up recalls the contents of DR0 to the WCR.
The XDCP can be used as a three-terminal
potentiometer or as a two-terminal variable resistor in
a wide variety of applications including control,
parameter adjustments, and signal processing.
BLOCK DIAGRAM
VCC
VSS
V+
V-
HOLD
CS
SCK
SO
SI
A0
A1
WP
Interface
and
Control
Circuitry
8
Data
R0 R1
R2 R3
Wiper
Counter
Register
(WCR)
Pot 0
VH0/RH0
VL0/RL0
VW0/RW0
R0 R1
R2 R3
Wiper
Counter
Register
(WCR)
Resistor
Array
Pot 2
VH2/RH2
VL2/RL2
VW2/RW2
R0 R1
R2 R3
Wiper
Counter
Register
(WCR)
VW1/RW1
Resistor
Array
Pot1
VH1/RH1
VL1/RL1
R0 R1
R2 R3
Wiper
Counter
Register
(WCR)
Resistor
Array
Pot 3
VW3/RW3
VH3/RH3
VL3/RH3
REV 1.1.5 1/31/03
www.xicor.com
Characteristics subject to change without notice. 1 of 21




Xicor

X9250 Datasheet Preview

X9250 Datasheet

Quad Digitally Controlled Potentiometers (XDCP)

No Preview Available !

X9250
PIN DESCRIPTIONS
Serial Output (SO)
SO is a serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by
the falling edge of the serial clock.
Serial Input
SI is the serial data input pin. All opcodes, byte
addresses and data to be written to the pots and pot
registers are input on this pin. Data is latched by the
rising edge of the serial clock.
Serial Clock (SCK)
The SCK input is used to clock data into and out of the
X9250.
Chip Select (CS)
When CS is HIGH, the X9250 is deselected and the
SO pin is at high impedance, and (unless an internal
write cycle is underway) the device will be in the
standby state. CS LOW enables the X9250, placing it
in the active power mode. It should be noted that after
a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause
the serial communication with the controller without
resetting the serial sequence. To pause, HOLD must
be brought LOW while SCK is LOW. To resume
communication, HOLD is brought HIGH, again while
SCK is LOW. If the pause feature is not used, HOLD
should be held HIGH at all times.
Device Address (A0A1)
The address inputs are used to set the least significant
2 bits of the 8-bit slave address. A match in the slave
address serial data stream must be made with the
address input in order to initiate communication with
the X9250. A maximum of 4 devices may occupy the
SPI serial bus.
Potentiometer Pins
VH/RH (VH0/RH0–VH3/RH3), VL/RL (VL0/RL0–VL3/RL3)
The RH and RL pins are equivalent to the terminal
connections on a mechanical potentiometer.
VW/RW (VW0/RW0–VW3/RW3)
The wiper pins are equivalent to the wiper terminal of
a mechanical potentiometer.
Hardware Write Protect Input (WP)
The WP pin when LOW prevents nonvolatile writes to
the Data Registers.
Analog Supplies (V+, V-)
The analog supplies V+, V- are the supply voltages for
the XDCP analog section.
PIN CONFIGURATION
S0
A0
VW3/RW3
VH3/RH3
VL3/RL3
V+
VCC
VL0/RL0
VH0/RH0
VW0/RW0
CS
WP
SOIC/TSSOP
1 24
2 23
3 22
4 21
5 20
6 19
X9250
7 18
8 17
9 16
10 15
11 14
12 13
HOLD
SCK
VL2/RL2
VH2/RL2
VW2/RW2
V–
VSS
VW1/RW1
VH1/RH1
VL1/RL1
A1
SI
CSP
12 3 4
A RW0 CS A1 RL1
RL0 WP SI RW1
B
VCC RH0 RH1 VSS
C
V+ RH3 RH2 V-
D
RL3 SO HOLD RW2
E
RW3 A0 SCK RL2
F
Top View–Bumps Down
REV 1.1.5 1/31/03
www.xicor.com
Characteristics subject to change without notice. 2 of 21


Part Number X9250
Description Quad Digitally Controlled Potentiometers (XDCP)
Maker Xicor
Total Page 21 Pages
PDF Download

X9250 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 X9250 Quad Digitally Controlled Potentiometers (XDCP)
Xicor
2 X9250 Quad Digitally Controlled Potentiometers
Intersil Corporation
3 X9251 Quad Digitally-Controlled (XDCP) Potentiometer
Xicor
4 X9251 Quad Digitally-Controlled Potentiometer
Intersil Corporation
5 X9252 Quad Digitally-Controlled (XDCP) potentiometer
Xicor
6 X9258 Quad Digital Controlled Potentiometers (XDCP)
Xicor
7 X9258 Quad Digital Controlled Potentiometers
Intersil Corporation
8 X9259 Quad Digitally-Controlled (XDCP) Potentiometers
Xicor
9 X9259 Quad Digitally-Controlled Potentiometers
Intersil Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy