Datasheet4U Logo Datasheet4U.com

ZL30102 Datasheet - Zarlink Semiconductor

T1/E1 Stratum 4/4E Redundant System Clock Synchronizer

ZL30102 Features

* Synchronizes to clock-and-sync-pair to maintain minimal phase skew between an H.110 primary master clock and a secondary master clock

* Supports Telcordia GR-1244-CORE Stratum 4 and 4E

* Supports ITU-T G.823 and G.824 for 2048 kbit/s and 1544 kbit/s interfaces

* Sup

ZL30102 General Description

The ZL30102 DS1/E1 Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for DS1/E1 transmission equipment deploying redundant network clocks. The ZL30102 generates ST-BUS and other TDM clock and framing signals that are phase locked to one of three netw.

ZL30102 Datasheet (553.24 KB)

Preview of ZL30102 PDF

Datasheet Details

Part number:

ZL30102

Manufacturer:

Zarlink Semiconductor

File Size:

553.24 KB

Description:

T1/e1 stratum 4/4e redundant system clock synchronizer.

📁 Related Datasheet

ZL30100 T1/E1 System Synchronizer (Zarlink Semiconductor Inc)

ZL30101 T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)

ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)

ZL30106 SONET/SDH/PDH Network Interface DPLL (Zarlink)

ZL30107 GbE Line Card Synchronizer (Zarlink Semiconductor)

ZL30108 SONET/SDH Network Interface DPLL (Zarlink Semiconductor)

ZL30109 DS1/E1 System Synchronizer (Zarlink Semiconductor)

ZL30110 Telecom Rate Conversion DPLL (Zarlink Semiconductor)

ZL30111 POTS Line Card PLL (Zarlink Semiconductor)

ZL30112 SLIC/CODEC DPLL (Zarlink Semiconductor)

TAGS

ZL30102 Stratum Redundant System Clock Synchronizer Zarlink Semiconductor

Image Gallery

ZL30102 Datasheet Preview Page 2 ZL30102 Datasheet Preview Page 3

ZL30102 Distributor