Datasheet4U Logo Datasheet4U.com

ZL30107 - GbE Line Card Synchronizer

Description

Reference Inputs (LVCMOS, Schmitt Trigger).

These reference inputs are used for synchronizing the PLL.

These pins are internally pulled down to Vss.

Features

  • Single chip low cost solution for synchronizing an Ethernet PHY to a standard telecom clock Generates an IEEE 802.3 jitter compliant 25 MHz Gigabit Ethernet output clock Supports three modes of operation: Asynchronous Freerun, Synchronous, and Asynchronous Holdover Defaults in Asynchronous Freerun mode In Asynchronous Freerun mode, the DPLL generates an output clock with a frequency accuracy equal to frequency accuracy of the external crystal oscillator (XO) or a lo.

📥 Download Datasheet

Datasheet preview – ZL30107

Datasheet Details

Part number ZL30107
Manufacturer Zarlink Semiconductor
File Size 211.42 KB
Description GbE Line Card Synchronizer
Datasheet download datasheet ZL30107 Datasheet
Additional preview pages of the ZL30107 datasheet.
Other Datasheets by Zarlink Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ZL30107 GbE Line Card Synchronizer Shortform Data Sheet March 2007 A full Data Sheet is available to qualified customers. To register, please send an email to TimingandSync@zarlink.com.
Published: |