| Description | Page 06 Updated IDD1 for Run Mode at 0.5MHz. Updated logo. 19-1 All 05 Added Zilog Library-based Development Platform and updated to most CH 21 current 3rd party tools. Removed ‘Preliminary’ from footer. All 04 Modified P0.0 and P0.1 descriptions in Figures 1-1 through 1-3 and Table 1-2 1-5, to include SCLK and SDAT values, respectively. 1-6, 1-7, 1-9 03 Updated the Third Partie... |
| Features |
................................................................................................................................................... 1-2 1.4 Block Diagram .......................................................................................................................................... 1-5 1.5 Pin Assignments ....................
|
| Datasheet |
 S3F8S24 Datasheet 2.92MB |
