dual 1-of-4 data selectors/multiplexers.
1C2 1C3 NC V CC 2C0
Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.
The .
Image gallery
TAGS
Download (Size : 78.33KB)