Datasheet4U Logo Datasheet4U.com

54ACT16474 - 18-BIT REGISTERED BUS TRANSCEIVERS

General Description

The ’ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit sections with separate control signals.

For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output-enable (1OEAB or 2OEAB) and clock (1CLKAB or 2CLKAB) inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54ACT161 Synchronous Presettable Binary Counter National Semiconductor
54ACT163 Synchronous Presettable Binary Counter National Semiconductor
54ACT169 4-Stage Synchronous Bidirectional Counter National Semiconductor
54ACT109 Dual JK Positive Edge-Triggered Flip-Flop National Semiconductor
54ACT112 Dual JK Negative Edge-Triggered Flip-Flop National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
54ACT16470 16-BIT REGISTERED TRANSCEIVERS
54ACT16475 18-BIT REGISTERED TRANSCEIVERS
54ACT16240 16-BIT BUFFERS/DRIVERS
54ACT16241 16-Bit Buffer/Drivers
54ACT16373 16-BIT D-TYPE TRANSPARENT LATCHES

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54ACT16474, 74ACT16474 18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS238A – MAY 1992 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D 3-State Outputs Drive Bus Lines Directly D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configurations Minimize High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description The ’ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit se