Datasheet4U Logo Datasheet4U.com

54ACT16474 - 18-BIT REGISTERED BUS TRANSCEIVERS

Datasheet Summary

Description

The ’ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit sections with separate control signals.

For either 9-bit transceiver section, data flow in the A-to-B mode is controlled by output-enable (1OEAB or 2OEAB) and clock (1CLKAB or 2CLKAB) inputs.

📥 Download Datasheet

Datasheet preview – 54ACT16474

Datasheet Details

Part number 54ACT16474
Manufacturer Texas Instruments
File Size 160.45 KB
Description 18-BIT REGISTERED BUS TRANSCEIVERS
Datasheet download datasheet 54ACT16474 Datasheet
Additional preview pages of the 54ACT16474 datasheet.

📁 Similar Datasheet

  • 54ACT161 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT163 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
  • 54ACT109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT151 - 8-Input Multiplexer (National Semiconductor)
  • 54ACT153 - Dual 4-Input Multiplexer (National Semiconductor)
  • 54ACT157 - Quad 2-Input Multiplexer (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
54ACT16474, 74ACT16474 18-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCAS238A – MAY 1992 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D 3-State Outputs Drive Bus Lines Directly D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configurations Minimize High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description The ’ACT16474 are noninverting 18-bit registered bus transceivers composed of two 9-bit se
Published: |