54ACT16657 - 16-BIT TRANSCEIVERS

Datasheet Summary

Description

The ’ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals.

For either section, the transmit/receive (1T/R or 2T/R) input determines the direction of data flow.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	54ACT16657
Manufacturer	Texas Instruments
File Size	549.92 KB
Description	16-BIT TRANSCEIVERS
Datasheet	54ACT16657 Datasheet
Additional preview pages of the 54ACT16657 datasheet.

📁 Similar Datasheet

54ACT161 - Synchronous Presettable Binary Counter (National Semiconductor)
54ACT163 - Synchronous Presettable Binary Counter (National Semiconductor)
54ACT169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
54ACT109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop (National Semiconductor)
54ACT138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
54ACT139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
54ACT151 - 8-Input Multiplexer (National Semiconductor)
54ACT153 - Dual 4-Input Multiplexer (National Semiconductor)
54ACT157 - Quad 2-Input Multiplexer (National Semiconductor)

Other Datasheets by Texas Instruments

54ACT16651 - 16-BIT TRANSCEIVERS/REGISTERS
54ACT16652 - 16-BIT TRANSCEIVERS/REGISTERS
54ACT16620 - 16-Bit Bus Transceivers
54ACT16623 - 16-BIT BUS TRANSCEIVERS
54ACT16640 - 16-BIT BUS TRANSCEIVERS
54ACT16646 - 16-BIT BUS TRANSCEIVERS-REGISTERS
54ACT16648 - 16-BIT TRANSCEIVERS/REGISTERS
54ACT16240 - 16-BIT BUFFERS/DRIVERS

Full PDF Text Transcription

Click to expand full text

54ACT16657, 74ACT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCAS164A – JANUARY 1991 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus™ Family D Inputs Are TTL-Voltage Compatible D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description The ’ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits

Published: May 8, 2022 |