54ACT16827 - 20-BIT BUFFERS/DRIVERS

Description

The ’ACT16827 are noninverting 20-bit buffers composed of two 10-bit sections with separate output-enable signals.

For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	54ACT16827
Manufacturer	Texas Instruments
File Size	269.31 KB
Description	20-BIT BUFFERS/DRIVERS
Datasheet	54ACT16827 Datasheet
Additional preview pages of the 54ACT16827 datasheet.

📁 Similar Datasheet

54ACT161 - Synchronous Presettable Binary Counter (National Semiconductor)
54ACT163 - Synchronous Presettable Binary Counter (National Semiconductor)
54ACT169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
54ACT109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop (National Semiconductor)
54ACT138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
54ACT139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
54ACT151 - 8-Input Multiplexer (National Semiconductor)
54ACT153 - Dual 4-Input Multiplexer (National Semiconductor)
54ACT157 - Quad 2-Input Multiplexer (National Semiconductor)

Other Datasheets by Texas Instruments

54ACT16821 - 20-Bit Bus-Interface Flip-Flop
54ACT16823 - 18-BIT BUS-INTERFACE FLIP-FLOPS
54ACT16825 - 18-BIT BUFFERS/DRIVERS
54ACT16833 - DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
54ACT16841 - 20-BIT BUS-INTERFACE D-TYPE LATCHES
54ACT16861 - 20-BIT BUS TRANSCEIVERS
54ACT16863 - 18-BIT BUS TRANSCEIVERS
54ACT16864 - 18-BIT BUS TRANSCEIVERS

Full PDF Text Transcription

Click to expand full text

54ACT16827, 74ACT16827 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS163A – JUNE 1990 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D 3-State Outputs Drive Bus Lines Directly D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings description The ’ACT16827 are noninverting 20-bit buffers composed of two 10-bit sections with separate output-en

Published: May 8, 2022 |