Datasheet4U Logo Datasheet4U.com

54ACT16841 - 20-BIT BUS-INTERFACE D-TYPE LATCHES

Datasheet Summary

Description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

54ACT16841 .

📥 Download Datasheet

Datasheet preview – 54ACT16841

Datasheet Details

Part number 54ACT16841
Manufacturer Texas Instruments
File Size 237.76 KB
Description 20-BIT BUS-INTERFACE D-TYPE LATCHES
Datasheet download datasheet 54ACT16841 Datasheet
Additional preview pages of the 54ACT16841 datasheet.

📁 Similar Datasheet

  • 54ACT161 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT163 - Synchronous Presettable Binary Counter (National Semiconductor)
  • 54ACT169 - 4-Stage Synchronous Bidirectional Counter (National Semiconductor)
  • 54ACT109 - Dual JK Positive Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop (National Semiconductor)
  • 54ACT138 - 1-of-8 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT139 - Dual 1-of-4 Decoder/Demultiplexer (National Semiconductor)
  • 54ACT151 - 8-Input Multiplexer (National Semiconductor)
  • 54ACT153 - Dual 4-Input Multiplexer (National Semiconductor)
  • 54ACT157 - Quad 2-Input Multiplexer (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCAS174A – MAY 1991 – REVISED APRIL 1996 D Members of the Texas Instruments Widebus ™ Family D Inputs Are TTL-Voltage Compatible D 3-State Outputs Drive Bus Lines Directly D Provide Extra Bus Driving/Latches Necessary for Wider Address/Data Paths or Buses With Parity D Flow-Through Architecture Optimizes PCB Layout D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic Thin Shrink Small-Outline (DGG) Packages, 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using
Published: |