Datasheet Details
| Part number | 54HC109 |
|---|---|
| Manufacturer | Texas Instruments |
| File Size | 1.67 MB |
| Description | Dual J-K Positive-Edge-Triggered Flip-Flops |
| Download | 54HC109 Download (PDF) |
|
|
|
| Part number | 54HC109 |
|---|---|
| Manufacturer | Texas Instruments |
| File Size | 1.67 MB |
| Description | Dual J-K Positive-Edge-Triggered Flip-Flops |
| Download | 54HC109 Download (PDF) |
|
|
|
These devices contain two independent J-K positiveedge-triggered flip-flops.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.
When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse.
SN54HC109, SN74HC109 SCLS470C – MARCH 2003 – REVISED JUNE 2022 SNx4HC109 Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
![]() |
54HC109 | Rad-hard high speed 2 to 6V CMOS logic | STMicroelectronics |
| Part Number | Description |
|---|---|
| 54HC10 | Triple 3-Input NAND Gates |
| 54HC11 | Triple 3-Input AND Gate |
| 54HC112 | Dual J-K Negative-Edge-Triggered Flip-Flops |
| 54HC125 | Quadruple Buffers |
| 54HC132 | Quadruple 2-Input NAND Gates |
| 54HC138 | 3-Line To 8-Line Decoders/Demultiplexers |
| 54HC139 | Dual 2-Line To 4-Line Decoders/Demultiplexers |
| 54HC14 | Hex Inverters |
| 54HC148 | 8-Line to 3-Line Priority Encoders |
| 54HC151 | 8-Line To 1-Line Data Selectors/Multiplexers |