Datasheet4U Logo Datasheet4U.com

54HCT374 - Octal D-Type Flip-Flop

This page provides the datasheet information for the 54HCT374, a member of the 54HC374 Octal D-Type Flip-Flop family.

Description

Buffered Inputs Common Three-State Output Enable Control Three-State Outputs Bus Line Driving Capability Typical Propagation Delay (Clock to Q) = 15ns at VCC = 5V, CL = 15pF, TA = 25oC Fanout (Over Temperature Range) - Standard Outputs

📥 Download Datasheet

Datasheet preview – 54HCT374

Datasheet Details

Part number 54HCT374
Manufacturer Texas Instruments
File Size 1.98 MB
Description Octal D-Type Flip-Flop
Datasheet download datasheet 54HCT374 Datasheet
Additional preview pages of the 54HCT374 datasheet.

📁 Similar Datasheet

  • 54HCT04 - Hex Inverter Logic (Silicon Supplies)
  • 54HCT244 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HCT245 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HCT74 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HCT86 - Quadruple 2-Input Exclusive OR Gate (Silicon Supplies)
  • 54HC00 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC02 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC03 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC04 - Rad-hard high speed 2 to 6V CMOS logic (STMicroelectronics)
  • 54HC04A - Hex inverter (Motorola)
Other Datasheets by Texas Instruments
  • 54HCT373 - OCTAL TRANSPARENT D-TYPE LATCHES
  • 54HCT377 - Octal D-Type Flip-Flop
  • 54HCT30 - 8-Input NAND Gate
  • 54HCT32 - Quad 2-Input OR Gate
  • 54HCT367 - Three-State Non-Inverting and Inverting
  • 54HCT368 - Three-State Non-Inverting and Inverting
  • 54HCT390 - Dual Decade Ripple Counter
  • 54HCT393 - Dual 4-Stage Binary Counter

Full PDF Text Transcription

Click to expand full text
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered [ /Title (CD74 HC374 , CD74 HCT37 4, CD74 HC574 , CD74 HCT57 Features Description • Buffered Inputs • Common Three-State Output Enable Control • Three-State Outputs • Bus Line Driving Capability • Typical Propagation Delay (Clock to Q) = 15ns at VCC = 5V, CL = 15pF, TA = 25oC • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .
Published: |