Datasheet4U Logo Datasheet4U.com

ADC14155QML-SP - 14-Bit A/D Converter

General Description

The ADC14155QML-SP is a high-performance CMOS analog-to-digital converter capable of converting analog input signals into 14-bit digital words at rates up to 155 MSPS.

Key Features

  • 1 5962R0626201VXC.
  • Total Ionizing Dose (TID) 100 krad(Si).
  • Single Event Latch-up 120 MeV-cm2/mg (See Radiation Reports).
  • 1.1-GHz Full-Power Bandwidth.
  • Internal Sample-and-Hold Circuit.
  • Low-Power Consumption.
  • Internal Precision 1-V Reference.
  • Single-Ended or Differential Clock Modes.
  • Data Ready Output Clock.
  • Clock Duty Cycle Stabilizer.
  • Dual 3.3-V and 1.8-V Supply Operation (±10%).
  • Power-Do.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADC14155 1.1 GHz Bandwidth A/D Converter National Semiconductor
ADC1415S Single 14-bit ADC NXP Semiconductors
ADC1410S Single 14-bit ADC NXP Semiconductors
ADC1412D065 Dual 14-bit ADC NXP Semiconductors
ADC1412D080 Dual 14-bit ADC NXP Semiconductors

Other Datasheets by Texas Instruments

Part Number Description
ADC14155 14-Bit A/D Converter
ADC141S626 Micro Power A/D Converter
ADC14061 A/D Converter
ADC14C080 14-Bit A/D Converter
ADC14C105 14-Bit A/D Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Order Now Technical Documents Tools & Software Support & Community ADC14155QML-SP SNAS378L – NOVEMBER 2008 – REVISED FEBRUARY 2019 ADC14155QML-SP, radiation hardened, 14-Bit, 155-MSPS, 1.1-GHz bandwidth A/D converter 1 Features •1 5962R0626201VXC – Total Ionizing Dose (TID) 100 krad(Si) – Single Event Latch-up 120 MeV-cm2/mg (See Radiation Reports) • 1.1-GHz Full-Power Bandwidth • Internal Sample-and-Hold Circuit • Low-Power Consumption • Internal Precision 1-V Reference • Single-Ended or Differential Clock Modes • Data Ready Output Clock • Clock Duty Cycle Stabilizer • Dual 3.3-V and 1.8-V Supply Operation (±10%) • Power-Down Mode • Offset Binary or 2's Complement Output Data Format • 48-pin CFP Package (11.5-mm × 11.5-mm, 0.