Datasheet4U Logo Datasheet4U.com

ADS5546 - Analog-to-Digital Converters

Datasheet Summary

Description

ADS5546 is a high performance 14-bit, 190-MSPS A/D converter.

It offers state-of-the art functionality and performance using advanced techniques to minimize board space.

Features

  • Maximum Sample Rate: 190 MSPS.
  • 14-Bit Resolution.
  • No Missing Codes.
  • Total Power Dissipation 1.1 W.
  • Internal Sample and Hold.
  • 73.2-dBFS SNR at 70-MHz IF.
  • 87-dBc SFDR at 70-MHz IF, 0 dB gain.
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options.
  • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF.
  • Reduced Power Modes at Lower Sample Rates.
  • Supports input clock amplitude down to 40.

📥 Download Datasheet

Datasheet preview – ADS5546

Datasheet Details

Part number ADS5546
Manufacturer Texas Instruments
File Size 2.65 MB
Description Analog-to-Digital Converters
Datasheet download datasheet ADS5546 Datasheet
Additional preview pages of the ADS5546 datasheet.

📁 Similar Datasheet

Other Datasheets by Texas Instruments
  • ADS5545 - Analog-to-Digital Converters
  • ADS5547 - Analog-to-Digital Converters
  • ADS5500 - Analog-to-Digital Converters
  • ADS5500-EP - Analog-to-Digital Converters
  • ADS5517 - Analog-to-Digital Converters
  • ADS5520 - Analog-to-Digital Converters
  • ADS5521 - Analog-to-Digital Converters
  • ADS5525 - Analog-to-Digital Converters

Full PDF Text Transcription

Click to expand full text
ADS5546 www.ti.com SLWS183D – NOVEMBER 2005 – REVISED APRIL 2007 14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS FEATURES • Maximum Sample Rate: 190 MSPS • 14-Bit Resolution • No Missing Codes • Total Power Dissipation 1.1 W • Internal Sample and Hold • 73.2-dBFS SNR at 70-MHz IF • 87-dBc SFDR at 70-MHz IF, 0 dB gain • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options • Programmable Gain up to 6 dB for SNR/SFDR Trade-Off at High IF • Reduced Power Modes at Lower Sample Rates • Supports input clock amplitude down to 400 mVPP • Clock Duty Cycle Stabilizer • No External Reference Decoupling Required • Internal and External Reference Support • Programmable Output Clock position to ease data capture • 3.
Published: |