900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

CD74HC652 Datasheet Preview

CD74HC652 Datasheet

Octal-Bus Transceiver/Registers

No Preview Available !

Data sheet acquired from Harris Semiconductor
SCHS194A
February 1998 - Revised May 2003
CD74HC652,
CD74HCT652
High-Speed CMOS Logic
Octal-Bus Transceiver/Registers, Three-State
Features
Description
• CD74HC652, CD74HCT652 . . . . . . . . . . . Non-Inverting
[/ITnditelepe(nCdDen7t4RHegCis6t5e2rs, fCorDA74anHdCBTB6u5s2e)s
/STuhbrjeeec-tS(taHteigOhu-tSppuetsed CMOS Logic Octal-Bus
TrDarnivsecsei1v5eLr/SRTeTgLisLtoeardss, Three-State)
/Author ()
/KTeyypwicaolrPdrsop()agation Delay = 12ns at VCC = 5V, CL = 15pF
/CFraenaotourt ((O) ver Temperature Range)
/D-OSCtaInNdFaOrd Opduftpmuatsrk. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
[/WPaidgeeOMpoerdaetin/gUTseemOpuetrlaitnuerse Range . . . -55oC to 125oC
/DBOalCanVcIeEdWProppdafgmataiorkn Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• Alternate Source is Philips
• HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
VIL= 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il 1µA at VOL, VOH
The CD74HC652 and CD74HCT652 three-state, octal-bus
transceiver/registers use silicon-gate CMOS technology to
achieve operating speeds similar to LSTTL with the low power
consumption of standard CMOS integrated circuits. The
CD74HC652 and CD74HCT652 have non-inverting outputs.
These devices consists of bus transceiver circuits, D-type flip-
flops, and control circuitry arranged for multiplexed
transmission of data directly from the data bus or from the
internal storage registers. Output Enables OEAB and OEBA
are provided to control the transceiver functions. SAB and
SBA control pins are provided to select whether real-time or
stored data is transferred. The circuitry used for select control
will eliminate the typical decoding glitch that occurs in a
multiplexer during the transition between stored and real-time
data. A LOW input level selects real-time data, and a HIGH
selects stored data. The following examples demonstrates the
four fundamentals bus-management functions that can be
performed with the octal-bus transceivers and registers.
Data on the A or B data bus, or both, can be stored in the
internal D flip-flops by low-to-high transitions at the appropriate
clock pins (CAB or CBA) regardless of the select of the control
pins. When SAB and SBA are in the real-time transfer mode, it
is also possible to store data without using the D-type flip-flops
by simultaneously enabling OEAB and OEBA. In this
configuration, each output reinforces its input. Thus, when all
other data sources to the two sets of bus lines are at high
impedance, each set of bus lines will remain at its last state.
Ordering Information
Pinout
CD74HC652
(PDIP)
CD74HCT652
( SOIC)
TOP VIEW
CAB 1
SAB 2
OEAB 3
A0 4
A1 5
A2 6
A3 7
A4 8
A5 9
A6 10
A7 11
GND 12
24 VCC
23 CBA
22 SBA
21 OEBA
20 B0
19 B1
18 B2
17 B3
16 B4
15 B5
14 B6
13 B7
PART NUMBER
TEMP. RANGE
(oC)
PACKAGE
CD74HC652EN
-55 to 125
24 Ld PDIP
CD74HCT652M
-55 to 125
24 Ld SOIC
CD74HCT652M96
-55 to 125
24 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1




etcTI

CD74HC652 Datasheet Preview

CD74HC652 Datasheet

Octal-Bus Transceiver/Registers

No Preview Available !

CD74HC652, CD74HCT652
Functional Diagram
A0
A1
A2
A
DATA
PORT
A3
A4
A5
A6
A7
4
5
6
7
8
9
10
11
20
B0
19
B1
18
B2
17
B3
B
16 DATA
B4 PORT
15
B5
14
B6
13
B7
21
OEBA 3
OEAB 1
FLIP-FLOP
CLOCKS
CAB CLOCK
23
CBA CLOCK
DATA
SOURCE
SELECTION
INPUTS
2
SAB SOURCE
22
SBA SOURCE
GND = PIN 12
VCC = PIN 24
FUNCTION TABLE
INPUTS
DATA I/O
OPERATION OR FUNCTION
OEAB
L
OEBA
H
CAB
H or L
CBA
H or L
SAB
X
SBA
X
A0 THRU A7
Input
B0 THRU B7
Input
651
Isolation (Note 1)
652
Isolation (Note 1)
LH↑↑XX
Store A and B Data Store A and B Data
X H H or L X X
Input
Unspecified
(Note 2)
Store A, Hold B
Store A, Hold B
HH↑ ↑XX
(Note 3)
Input
Output
Store A in Both
Registers
Store A in Both
Registers
L
X H or L X X Unspecified Input
Hold A, Store B
Hold A, Store B
(Note 2)
L L↑↑XX
Output
(Note 3)
Input
Store B in Both
Registers
Store B in Both
Registers
L LXXXL
Output
Input
Real-Time B Data to Real-Time B Data to
A Bus
A Bus
L L X H or L X H
Stored B Data to A Stored B Data to A
Bus Bus
HHXX L X
Input
Output
Real-Time A Data to Real-Time A Data to
B Bus
B Bus
H H H or L X H X
Stored A Data to B Stored A Data to B
Bus Bus
H L H or L H or L H H
Output
Output
Stored A Data to B Stored A Data to B
Bus and
Bus
Stored B Data to A Stored B Data to A
Bus Bus
NOTES:
1. To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with 10kto 1Mresistors.
2. The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always
enabled; i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
3. Select Control = L: Clocks can occur simultaneously.
Select Control = H: Clocks must be staggered in order to load both registers.
2


Part Number CD74HC652
Description Octal-Bus Transceiver/Registers
Maker etcTI
PDF Download

CD74HC652 Datasheet PDF






Similar Datasheet

1 CD74HC652 Octal-Bus Transceiver/Registers
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy