CD74HCT00 gates equivalent, quadruple 2-input nand gates.
* LSTTL input logic compatible
– VIL(max) = 0.8 V, VIH(min) = 2 V
* CMOS input logic compatible
– II ≤ 1 µA at VOL, VOH
* Buff.
* Alarm / tamper detect circuit
* S-R latch
1A
1
1B
2
1Y
3
2A
4
2B
5
2Y
6
GND
7
3 Description
Thi.
Image gallery