900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

CD74HCT573 Datasheet Preview

CD74HCT573 Datasheet

OCTAL TRANSPARENT D-TYPE LATCHES

No Preview Available !

CD54HCT573, CD74HCT573
OCTAL TRANSPARENT DĆTYPE LATCHES
WITH 3ĆSTATE OUTPUTS
SCLS455C − FEBRUARY 2001 − REVISED MAY 2004
D 4.5-V to 5.5-V VCC Operation
D Wide Operating Temperature Range of
−55°C to 125°C
D Balanced Propagation Delays and
Transition Times
D Standard Outputs Drive Up To 10 LS-TTL
Loads
D Significant Power Reduction Compared to
LS-TTL Logic ICs
D Inputs Are TTL-Voltage Compatible
description/ordering information
The ’HCT573 devices are octal transparent
D-type latches. When the latch-enable (LE) input
is high, the Q outputs follow the data (D) inputs.
When LE is low, the Q outputs are latched at the
logic levels of the D inputs.
CD54HCT573 . . . F PACKAGE
CD74HCT573 . . . DB, E, OR M PACKAGE
(TOP VIEW)
OE 1
1D 2
2D 3
3D 4
4D 5
5D 6
6D 7
7D 8
8D 9
GND 10
20 VCC
19 1Q
18 2Q
17 3Q
16 4Q
15 5Q
14 6Q
13 7Q
12 8Q
11 LE
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without
interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered
while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − E Tube
CD74HCT573E
CD74HCT573E
SSOP − DB Tape and reel CD74HCT573DBR HK573
−55°C to 125°C
SOIC − M
Tube
Tape and reel
CD74HCT573M
CD74HCT573M96
HCT573M
CDIP − F Tube
CD54HCT573F3A CD54HCT573F3A
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright 2004, Texas Instruments Incorporated
On products compliant to MILĆPRFĆ38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1




etcTI

CD74HCT573 Datasheet Preview

CD74HCT573 Datasheet

OCTAL TRANSPARENT D-TYPE LATCHES

No Preview Available !

CD54HCT573, CD74HCT573
OCTAL TRANSPARENT DĆTYPE LATCHES
WITH 3ĆSTATE OUTPUTS
SCLS455C − FEBRUARY 2001 − REVISED MAY 2004
FUNCTION TABLE
(each latch)
INPUTS
OE LE
D
OUTPUT
Q
L
H
H
H
L
H
L
L
L
L
X
Q0
H
X
X
Z
logic diagram (positive logic)
1
OE
LE 11
C1
1D 2
1D
19
1Q
To Seven Other Channels
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output drain current per output, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA
Continuous output source or sink current per output, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . ±25 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
E package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
M package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265


Part Number CD74HCT573
Description OCTAL TRANSPARENT D-TYPE LATCHES
Maker etcTI
PDF Download

CD74HCT573 Datasheet PDF






Similar Datasheet

1 CD74HCT573 OCTAL TRANSPARENT D-TYPE LATCHES
etcTI
2 CD74HCT573E OCTAL TRANSPARENT D-TYPE LATCHES
etcTI
3 CD74HCT574 Octal D-Type Flip-Flop
etcTI
4 CD74HCT574-EP HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP
etcTI
5 CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP
etcTI
6 CD74HCT574E Octal D-Type Flip-Flop
etcTI
7 CD74HCT574M Octal D-Type Flip-Flop
etcTI
8 CD74HCT574M96 Octal D-Type Flip-Flop
etcTI
9 CD74HCT574PWR Octal D-Type Flip-Flop
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy