Datasheet4U Logo Datasheet4U.com

CDC5806 - THREE PLLs BASED CLOCK GENERATOR

Description

The CDC5806 is a clock generator which synthesizes video clocks, audio clocks, CPU clock, ASIC clock, USB clock, and a memory card clock from a 54-MHz system clock.

Three phase-locked loops (PLLs) are used to generate the different frequencies from the system clock.

Features

  • High Performance Clock Generator.
  • Clock Input Compatible With LVCMOS/LVTTL.
  • Requires a 54-MHz Input Clock to Generate Multiple Output Frequencies.
  • Low Jitter for Clock Distribution.
  • Generates the Following Clocks:.
  • VIDCLK 74.175824 MHz/54 MHz (Buffered).
  • AUDCLK 16.9344 MHz/12.288 MHz.
  • CPUCLK 64 MHz.

📥 Download Datasheet

Datasheet preview – CDC5806

Datasheet Details

Part number CDC5806
Manufacturer Texas Instruments
File Size 104.47 KB
Description THREE PLLs BASED CLOCK GENERATOR
Datasheet download datasheet CDC5806 Datasheet
Additional preview pages of the CDC5806 datasheet.

📁 Similar Datasheet

  • CDC5D23B - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
  • CDC3207G-C3 - Automotive Controller (Micronas)
  • CDC3257G-C2 - Automotive Controller (Micronas)
  • CDC4D20 - (CDC4D20 / CDC5D23B) POWER INDUCTORS (Sumida Corporation)
  • CDC7630 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
  • CDC7631 - Zero Bias Silicon Schottky Barrier Detector Diodes (Skyworks)
Other Datasheets by Texas Instruments
  • CDC5801A - Low Jitter Clock Multiplier/Divider
  • CDC582 - 3.3-V Phase-Lock-Loop Clock Driver
  • CDC586 - 3.3-V Phase-Lock-Loop Clock Driver
  • CDC509 - 3.3-V Phase-Lock-Loop Clock Driver
  • CDC516 - 3.3-V Phase-Lock-Loop Clock Driver
  • CDC536 - 3.3-V Phase-Lock-Loop Clock Driver
  • CDC1104 - 1 to 4 Configurable Clock Buffer
  • CDC111 - 1-LINE TO 9-LINE DIFFERENTIAL LVPECL CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
CDC5806 www.ti.com SCAS760A – MARCH 2004 – REVISED JULY 2004 THREE PLLs BASED CLOCK GENERATOR FOR DIGITAL TV APPLICATIONS FEATURES • High Performance Clock Generator • Clock Input Compatible With LVCMOS/LVTTL • Requires a 54-MHz Input Clock to Generate Multiple Output Frequencies • Low Jitter for Clock Distribution • Generates the Following Clocks: – VIDCLK 74.175824 MHz/54 MHz (Buffered) – AUDCLK 16.9344 MHz/12.288 MHz – CPUCLK 64 MHz – ASICCLK 32 MHz – USBCLK 48 MHz – MCCLK 38.4 MHz/19.2 MHz/12 MHz • Operates From Single 3.
Published: |