Datasheet4U Logo Datasheet4U.com

DAC39J84 - Digital-to-Analog Converter

Description

The DAC39J84 is a low power, 16-bit, quad-channel, 2.8 GSPS digital to analog converter (DAC) with JESD204B interface.

Digital data is input to the device through 1, 2, 4 or 8 configurable serial JESD204B lanes running up to 12.5 Gbps with on-chip termination and programmable equalization.

Features

  • 1 Resolution: 16-Bit.
  • Maximum Sample Rate: 2.8GSPS.
  • Maximum Input Data Rate: 1.25GSPS.
  • JESD204B Interface.
  • 8 JESD204B Serial Input Lanes.
  • 12.5 Gbps Maximum Bit Rate per Lane.
  • Subclass 1 Multi-DAC Synchronization.
  • On-Chip Very Low Jitter PLL.
  • Selectable 1x -16x Interpolation.
  • Independent Complex Mixers with 48-bit NCO/ or ±n×Fs/8.
  • Wideband Digital Quadrature Modulator Correction.
  • Sinx/x Cor.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DAC312 12-Bit High Speed Multiplying D/A Converter Analog Devices
DAC331 12 and 14-Bit Multiplying DACs Sipex
DAC336-12 12-Bit Storage Register DACs Sipex
DAC336-8 8-Bit Storage Register DACs Sipex
DAC337 Adjustment Free / 8 & 10-Bit DACs Sipex

Other Datasheets by Texas Instruments

Part Number Description
DAC39J82 Digital-to-Analog Converter
DAC3151 Digital-to-Analog Converters
DAC3152 500-MSPS Digital-to-Analog Converters
DAC3154 Dual 12-/10-Bit 500 MSPS Digital-to-Analog Converters
DAC3161 Digital-to-Analog Converters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community DAC39J84 SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015 DAC39J84 Quad-Channel, 16-Bit, 2.8 GSPS, Digital-to-Analog Converter with 12.5 Gbps JESD204B Interface 1 Features •1 Resolution: 16-Bit • Maximum Sample Rate: 2.8GSPS • Maximum Input Data Rate: 1.25GSPS • JESD204B Interface – 8 JESD204B Serial Input Lanes – 12.
Published: |