Datasheet Summary
.ti.
SNLS014D
- JUNE 1998
- REVISED APRIL 2013
DS90LV018A 3V LVDS Single CMOS Differential Line Receiver
Check for Samples: DS90LV018A
Features
- 2 >400 Mbps (200 MHz) Switching Rates
- 50 ps Differential Skew (Typical)
- 2.5 ns Maximum Propagation Delay
- 3.3V Power Supply Design
- Flow-Through Pinout
- Power Down High Impedance on LVDS Inputs
- Low Power Design (18mW @ 3.3V Static)
- Interoperable with Existing 5V LVDS Networks
- Accepts Small Swing (350 mV Typical)
Differential Signal Levels
- Supports Open, Short and Terminated Input
Fail-Safe
- Conforms to ANSI/TIA/EIA-644 Standard
- Industrial Temperature Operating Range
- (- 40°C to +85°C)
- Available in SOIC...
