Datasheet4U Logo Datasheet4U.com

GC5322 - Wideband Digital Predistortion Transmit Processor

Description

The GC5322 is a wideband digital predistortion transmit processor that includes a digital upconverter (DUC) block, crest factor reduction (CFR) block, feedback (FB) block, digital predistortion (DPD) block, and capture buffer (CB) blocks.

Features

  • 1.
  • 2 Integrated DUC, CFR, and DPD Solutions.
  • 40-MHz (28-Mhz) Signal Bandwidth, Third (Fifth)-Order Expansion BW in DPD Section, Maximum Complex Rate 140 Mhz.
  • DUC: up to 12 CDMA2000 or TD-SCDMA, 4 W-CDMA, 3.
  • 10 MHz or 1.
  • 20 MHz OFDMA Carriers.
  • CFR: Typically Meets 3GPP TS 25.141.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GC500 Transistor Tesla Elektronicke
GC501 Transistor Tesla Elektronicke
GC5018 single-cell lithium-ion/lithium polymer rechargeable battery protection Gem micro
GC502 Transistor Tesla Elektronicke
GC5040-220M Power Inductors GROUP-TEK

Other Datasheets by Texas Instruments

Part Number Description
GC5325 Wideband Digital Predistortion Transmit Processor
GC5328 Low-Power Wideband Digital Predistortion Transmit Processor
GC5316 High-Density Digital Downconverter & Upconverter
GC5318 HIGH-DENSITY DIGITAL UPCONVERTER
GC5330 Wideband Transmit-Receive Digital Signal Processors

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
GC5322 www.ti.com SLWS206D – FEBRUARY 2008 – REVISED NOVEMBER 2010 GC5322 Wideband Digital Predistortion Transmit Processor Check for Samples: GC5322 FEATURES 1 •2 Integrated DUC, CFR, and DPD Solutions • 40-MHz (28-Mhz) Signal Bandwidth, Third (Fifth)-Order Expansion BW in DPD Section, Maximum Complex Rate 140 Mhz • DUC: up to 12 CDMA2000 or TD-SCDMA, 4 W-CDMA, 3–10 MHz or 1–20 MHz OFDMA Carriers • CFR: Typically Meets 3GPP TS 25.141 <6.5-dB PAR, <8-dB PAR for OFDMA Signals • DPD: Short-Term and Long-Term Memory Compensation to 1 µs, Typical ACLR Improvement > 20 dB • Single-Antenna TX Mode, Single or Shared Feedback • 352-Ball S-PBGA Package, 27-mm × 27-mm • 1.2-V Core, 1.8-V HSTL, 3.3-V I/O • Typical Power Consumption < 2.
Published: |