Datasheet4U Logo Datasheet4U.com

LM15851 - Ultra-Wideband RF Sampling Subsystem

General Description

The LM15851 device is a wideband sampling and digital tuning device.

Texas Instruments' giga-sample analog-to-digital converter (ADC) technology enables a large block of frequency spectrum to be sampled directly at RF.

Key Features

  • 1 Excellent Noise and Linearity up to and beyond FIN = 3 GHz.
  • Configurable DDC.
  • Decimation Factors from 4 to 32 (Complex Baseband Out).
  • Usable Output Bandwidth of 800 MHz at 4x Decimation and 4000 MSPS.
  • Usable Output Bandwidth of 100 MHz at 32x Decimation and 4000 MSPS.
  • Low Pin-Count JESD204B Subclass 1 Interface.
  • Automatically Optimized Output Lane Count.
  • Embedded Low Latency Signal Range Indication.
  • Low Power Cons.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LM158 Low Power Dual Operational Amplifiers National Semiconductor
LM158 Low power dual operational amplifi NXP
LM158 Low-power dual operational amplifiers STMicroelectronics
LM158A Low-power dual operational amplifiers STMicroelectronics
LM158A Low Power Dual Operational Amplifiers National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LM158 Industry-Standard Dual Operational Amplifiers
LM158-N Dual-Operational Amplifiers
LM158A Industry-Standard Dual Operational Amplifiers
LM158AH Dual-Operational Amplifiers
LM158AJG Industry-Standard Dual Operational Amplifiers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Order Now Technical Documents Tools & Software Support & Community LM15851 SLAS990E – JANUARY 2014 – REVISED OCTOBER 2017 LM15851 Ultra-Wideband RF Sampling Subsystem 1 Features •1 Excellent Noise and Linearity up to and beyond FIN = 3 GHz • Configurable DDC • Decimation Factors from 4 to 32 (Complex Baseband Out) • Usable Output Bandwidth of 800 MHz at 4x Decimation and 4000 MSPS • Usable Output Bandwidth of 100 MHz at 32x Decimation and 4000 MSPS • Low Pin-Count JESD204B Subclass 1 Interface • Automatically Optimized Output Lane Count • Embedded Low Latency Signal Range Indication • Low Power Consumption • Key Specifications: – Max Sampling Rate: 4000 MSPS – Min Sampling Rate: 1000 MSPS – DDC Output Word Size: 15-Bit Complex (30 bits total) – IMD3: −64 dBc (FIN = 214