Datasheet4U Logo Datasheet4U.com

SMJ320C6203 - Digital Signal Processor

General Description

The SMJ320C6203 device is part of the SMJ320C62x fixed-point DSP generation in the SMJ320C6000 DSP platform.

Key Features

  • 1 High-Performance Fixed-Point Digital Signal Processor (DSP) SMJ320C62x™.
  • 5-ns Instruction Cycle Time.
  • 200-MHz Clock Rate.
  • Eight 32-Bit Instructions/Cycle.
  • 1600 Million Instructions per Second (MIPS).
  • 429-Pin Ball Grid Array (BGA) Package (GLP Suffix).
  • VelociTI™ Advanced Very-Long-Instruction-Word (VLIW) C62x™ DSP Core.
  • Eight Highly-Independent Functional Units:.
  • Six Arithmetic Logic Units (ALUs) (32-/40Bit).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SMJ1500-7B Quad-Diode Mixer WJ Communications
SMJ27C010A 1 MEG UVEPROM UV Erasable Programmable Read-Only Memory Austin Semiconductor
SMJ27C040 UVEPROM Austin Semiconductor
SMJ27C256 UVEPROM Austin Semiconductor
SMJ27C512 UVEPROM Austin Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
SMJ320C6414 Digital Signal Processor
SMJ320C6415 Digital Signal Processor
SMJ320C6416 Digital Signal Processor
SMJ320C6701 Digital Signal Processor
SMJ320C6701-SP Digital Signal Processor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SMJ320C6203 SGUS033A – FEBRUARY 2002 – REVISED MAY 2016 SMJ320C6203 Fixed-Point Digital Signal Processor 1 Features •1 High-Performance Fixed-Point Digital Signal Processor (DSP) SMJ320C62x™ – 5-ns Instruction Cycle Time – 200-MHz Clock Rate – Eight 32-Bit Instructions/Cycle – 1600 Million Instructions per Second (MIPS) • 429-Pin Ball Grid Array (BGA) Package (GLP Suffix) • VelociTI™ Advanced Very-Long-Instruction-Word (VLIW) C62x™ DSP Core – Eight Highly-Independent Functional Units: – Six Arithmetic Logic Units (ALUs) (32-/40Bit) – Two 16-Bit Multipliers (32-Bit Result) – Load-Store Architecture With 32 32-Bit General-Purpose Registers – Instruction Packing Reduces Code Size – All Instructions Cond