900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






etcTI

SMJ320C6415 Datasheet Preview

SMJ320C6415 Datasheet

Digital Signal Processor

No Preview Available !

SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDĆPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
D Highest-Performance Fixed-Point Digital
D Two External Memory Interfaces (EMIFs)
Signal Processors (DSPs)
− One 64-Bit (EMIFA), One 16-Bit (EMIFB)
− 2-, 1.67-, 1.39-ns Instruction Cycle Time
− Glueless Interface to Asynchronous
− 600-MHz Clock Rate
Memories (SRAM and EPROM) and
− Eight 32-Bit Instructions/Cycle
Synchronous Memories (SDRAM,
− Twenty-Eight Operations/Cycle
SBSRAM, ZBT SRAM, and FIFO)
− 4800 MIPS
− 1280M-Byte Total Addressable External
− Fully Software-Compatible With C62x
Memory Space
− C6414/15/16 Devices Pin-Compatible
D VelociTI.2Extensions to VelociTI
D Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
Advanced Very-Long-Instruction-Word
(VLIW) TMS320C64xDSP Core
− Eight Highly Independent Functional
Units With VelociTI.2Extensions:
− Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad
8-Bit Arithmetic per Clock Cycle
− Two Multipliers Support
Four 16 x 16-Bit Multiplies
(32-Bit Results) per Clock Cycle or
Eight 8 x 8-Bit Multiplies
(16-Bit Results) per Clock Cycle
− Non-Aligned Load-Store Architecture
− 64 32-Bit General-Purpose Registers
− Instruction Packing Reduces Code Size
− All Instructions Conditional
D Instruction Set Features
− Byte-Addressable (8-/16-/32-/64-Bit Data)
− 8-Bit Overflow Protection
− Bit-Field Extract, Set, Clear
− Normalization, Saturation, Bit-Counting
− VelociTI.2Increased Orthogonality
D Host-Port Interface (HPI)
− User-Configurable Bus Width (32-/16-Bit)
D 32-Bit/33-MHz, 3.3-V PCI Master/Slave
Interface Conforms to PCI Specification 2.2
[C6415/C6416 ]
− Three PCI Bus Address Registers:
Prefetchable Memory
Non-Prefetchable Memory I/O
− Four-Wire Serial EEPROM Interface
− PCI Interrupt Request Under DSP
Program Control
− DSP Interrupt Via PCI I/O Cycle
D Three Multichannel Buffered Serial Ports
− Direct Interface to T1/E1, MVIP, SCSA
Framers
− Up to 256 Channels Each
− ST-Bus-Switching-, AC97-Compatible
− Serial Peripheral Interface (SPI)
Compatible (Motorola)
D Three 32-Bit General-Purpose Timers
D Universal Test and Operations PHY
D Viterbi Decoder Coprocessor (VCP) [C6416]
− Supports Over 500 7.95-Kbps AMR
− Programmable Code Parameters
D Turbo Decoder Coprocessor (TCP) [C6416]
− Supports up to Six 2-Mbps 3GPP
(6 Iterations)
− Programmable Turbo Code and
Interface for ATM (UTOPIA) [C6415/C6416]
− UTOPIA Level 2 Slave ATM Controller
− 8-Bit Transmit and Receive Operations
up to 50 MHz per Direction
− User-Defined Cell Format up to 64 Bytes
D Sixteen General-Purpose I/O (GPIO) Pins
D Flexible PLL Clock Generator
Decoding Parameters
D L1/L2 Memory Architecture
D IEEE-1149.1 (JTAG)
Boundary-Scan-Compatible
− 128K-Bit (16K-Byte) L1P Program Cache
(Direct Mapped)
− 128K-Bit (16K-Byte) L1D Data Cache
(2-Way Set-Associative)
− 8M-Bit (1024K-Byte) L2 Unified Mapped
D 570-Pin Grid Array (PGA) Package (GAD
Suffix)
D 0.13-µm/6-Level Cu Metal Process (CMOS)
D 3.3-V I/Os, 1.4-V Internal
RAM/Cache (Flexible Allocation)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 2004, Texas Instruments Incorporated
On products compliant to MILĆPRFĆ38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
1




etcTI

SMJ320C6415 Datasheet Preview

SMJ320C6415 Datasheet

Digital Signal Processor

No Preview Available !

SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDĆPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
Table of Contents
revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
GAD PGA package (bottom view) . . . . . . . . . . . . . . . . . . . . . 3
description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
device characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
device compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
functional block and CPU (DSP core) diagram . . . . . . . . . . . 7
CPU (DSP core) description . . . . . . . . . . . . . . . . . . . . . . . . . . 8
memory map summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
peripheral register descriptions . . . . . . . . . . . . . . . . . . . . . . . 13
EDMA channel synchronization events . . . . . . . . . . . . . . . . 26
interrupt sources and interrupt selector . . . . . . . . . . . . . . . . 28
signal groups description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
device configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
multiplexed pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
debugging considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
terminal functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
documentation support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
clock PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
general-purpose input/output (GPIO) . . . . . . . . . . . . . . . . . . 70
power-down mode logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
power-supply sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
power-supply decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
IEEE 1149.1 JTAG compatibility statement . . . . . . . . . . . . . 74
EMIF device speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
bootmode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
absolute maximum ratings over operating case
temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . 76
recommended operating conditions . . . . . . . . . . . . . . . . 76
electrical characteristics over recommended ranges of
supply voltage and operating case temperature . 77
recommended clock and control signal transition
behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
parameter measurement information . . . . . . . . . . . . . . . 78
input and output clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
asynchronous memory timing . . . . . . . . . . . . . . . . . . . . . 84
programmable synchronous interface timing . . . . . . . . 88
synchronous DRAM timing . . . . . . . . . . . . . . . . . . . . . . . . 93
HOLD/HOLDA timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
BUSREQ timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
reset timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
external interrupt timing . . . . . . . . . . . . . . . . . . . . . . . . . 107
host-port interface (HPI) timing . . . . . . . . . . . . . . . . . . . 108
peripheral component interconnect (PCI) timing
[C6415 and C6416 only] . . . . . . . . . . . . . . . . . . . . 113
multichannel buffered serial port (McBSP) timing . . . . 116
UTOPIA slave timing [C6415 and C6416 only] . . . . . . 124
timer timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
general-purpose input/output (GPIO) port timing . . . . 128
JTAG test-port timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
2
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443



Part Number SMJ320C6415
Description Digital Signal Processor
Maker etcTI
Total Page 3 Pages
PDF Download

SMJ320C6415 Datasheet PDF





Similar Datasheet

1 SMJ320C6414 Digital Signal Processor
etcTI
2 SMJ320C6415 Digital Signal Processor
etcTI
3 SMJ320C6416 Digital Signal Processor
etcTI





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy