Datasheet4U Logo Datasheet4U.com

SN54ALS112A - Dual J-K Negative-Edge-Triggered Flip-Flop

Description

These devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54ALS11A TRIPLE 3-INPUT POSITIVE-AND GATE
SN54ALS1002A Quadruple 2-Input Positive-NOR Buffer
SN54ALS1005 Hex Inverting Buffer
SN54ALS1034 Hex Drivers
SN54ALS1035 HEX NONINVERTING BUFFERS

Full PDF Text Transcription

Click to expand full text
SN54ALS112A, SN74ALS112A DUAL JĆK NEGATIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET SDAS199A − APRIL 1982 − REVISED DECEMBER 1994 • Fully Buffered to Offer Maximum Isolation From External Disturbance • Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs TYPE ′ALS112A TYPICAL MAXIMUM CLOCK FREQUENCY (MHz) 50 TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW) 6 SN54ALS112A . . . J PACKAGE SN74ALS112A . . . D OR N PACKAGE (TOP VIEW) 1CLK 1 1K 2 1J 3 1PRE 4 1Q 5 1Q 6 2Q 7 GND 8 16 VCC 15 1CLR 14 2CLR 13 2CLK 12 2K 11 2J 10 2PRE 9 2Q description These devices contain two independent J-K negative-edge-triggered flip-flops.
Published: |