Datasheet4U Logo Datasheet4U.com

SN65LVCP114 - 14.2-Gbps Quad 1:2-2:1 Mux Linear-Redriver

Description

The SN65LVCP114 device is an asynchronous, protocol-agnostic, low-latency QUAD mux, linearredriver optimized for use in systems operating at up to 14.2 Gbps.

The device linearly compensates for channel loss in backplane and active-cable applications.

Features

  • 1 Quad 2:1 Mux and 1:2 Demux.
  • Multi-Rate Operation up to 14.2 Gbps Serial Data Rate.
  • Linear Receiver Equalization Which Increases Margin at System Level of Decision Feedback Equalizer.
  • Bandwidth: 18 GHz, Typical.
  • Per-Lane P/N Pair Inversion.
  • Port or Single Lane Switching.
  • Low Power: 150 mW/Channel, Typical.
  • Loopback Mode on All Three Ports.
  • I2C Control in Addition to GPIO.
  • DIAG Mode That Outputs Data of Lin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN65004 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65007 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65010 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65012 One Channel Direct Drive Speech Controller SONiX Technology Company
SN65016 One Channel Direct Drive Speech Controller SONiX Technology Company

Other Datasheets by Texas Instruments

Part Number Description
SN65LVCP1412 Dual Mode Linear Equalizer
SN65LVCP1414 Dual Mode Linear Equalizer
SN65LVCP15 Link Replicator
SN65LVCP202 Gigabit 2x2 CROSSPOINT SWITCH
SN65LVCP204 Gigabit 4x4 CROSSPOINT SWITCH

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN65LVCP114 SLLSEA8A – JANUARY 2012 – REVISED MARCH 2016 SN65LVCP114 14.2-Gbps Quad 1:2-2:1 Mux, Linear-Redriver With Signal Conditioning 1 Features •1 Quad 2:1 Mux and 1:2 Demux • Multi-Rate Operation up to 14.2 Gbps Serial Data Rate • Linear Receiver Equalization Which Increases Margin at System Level of Decision Feedback Equalizer • Bandwidth: 18 GHz, Typical • Per-Lane P/N Pair Inversion • Port or Single Lane Switching • Low Power: 150 mW/Channel, Typical • Loopback Mode on All Three Ports • I2C Control in Addition to GPIO • DIAG Mode That Outputs Data of Line Side Port to Both Fabric Side Ports • 2.5-V or 3.3-V Single Power Supply • PBGA Package 12-mm × 12-mm × 1-mm, 0.
Published: |